Underlap engineered eight-transistor SRAM cell for stronger data stability enhanced write ability and suppressed leakage power consumption

The degraded data stability, write ability, and increased leakage power consumption of static random-access memory (SRAM) cells have become primary design concerns with CMOS technology scaling into the sub-22nm channel lengths. A new gate-underlap-engineered eight-transistor SRAM cell is proposed in this paper for stronger data stability, enhanced write ability, and suppressed leakage power consumption in FinFET memory circuits. Gate-underlap lengths of the pull-up and pull-down transistors in cross-coupled inverters of the proposed SRAM cell are elongated and tuned for providing superior electrical characteristics in FinFET memory circuits. With the proposed gate-underlap engineered eight-FinFET SRAM cell, the read static noise margin is enhanced by up to 71.1%, the write voltage margin is increased by up to 29.7%, and the leakage power consumption is reduced by up to 91.8% while maintaining similar layout area as compared to the conventional eight-FinFET SRAM cells in a 15nm FinFET technology.

[1]  Volkan Kursun,et al.  A novel 6T SRAM cell with asymmetrically gate underlap engineered FinFETs for enhanced read data stability and write ability , 2013, International Symposium on Quality Electronic Design (ISQED).

[2]  Volkan Kursun,et al.  Robust FinFET Memory Circuits with P-Type Data Access Transistors for Higher Integration Density and Reduced Leakage Power , 2009, J. Low Power Electron..

[3]  N. Planes,et al.  A New Combined Methodology for Write-Margin Extraction of Advanced SRAM , 2007, 2007 IEEE International Conference on Microelectronic Test Structures.

[4]  Volkan Kursun,et al.  Characterization of FinFET SRAM cells with asymmetrically gate underlapped bitline access transistors under process parameter fluctuations , 2013, 2013 IEEE International Conference of Electron Devices and Solid-state Circuits.

[5]  J. An,et al.  Physical insights on design and modeling of nanoscale FinFETs , 2003, IEEE International Electron Devices Meeting 2003.

[6]  Anna W. Topol,et al.  Stable SRAM cell design for the 32 nm node and beyond , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[7]  Hong Zhu,et al.  Novel triple-threshold-voltage eight-transistor SRAM circuit with enhanced overall electrical quality , 2012, 2012 IEEE Faible Tension Faible Consommation.

[8]  J. Yang,et al.  Enhanced Performance and SRAM Stability in FinFET with Reduced Process Steps for Source/Drain Doping , 2008, 2008 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA).

[9]  Volkan Kursun,et al.  Low-leakage hybrid FinFET SRAM cell with asymmetrical gate overlap / underlap bitline access transistors for enhanced read data stability , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).