Challenges in analog and mixed-signal fault models

The design and testing of mixed-signal integrated circuits have enjoyed a renaissance in recent years. As is customary with past developments, however, design outpaces testing, and the drive to integrate analog and digital circuits on the same chip exacerbates the test problems. This article reviews the recent results in analog fault modeling-a critical area of mixed-signal testing-and describes the coming challenges for both industrial and university researchers.

[1]  T. M. Souders,et al.  Time domain testing strategies and fault diagnosis for analog systems , 1989 .

[2]  E. Felt,et al.  Analog testability analysis and fault diagnosis using behavioral modeling , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[3]  Alberto L. Sangiovanni-Vincentelli,et al.  Analog System Verification in the Presence of Parasitics Using Behavioral Simulation , 1993, 30th ACM/IEEE Design Automation Conference.

[4]  A. Ferris-Prabhu,et al.  Radial yield variations in semiconductor wafers , 1987, IEEE Circuits and Devices Magazine.

[5]  P. M. Lin,et al.  Analogue circuits fault dictionary. New approaches and implementation , 1985 .

[6]  Wojciech Maly,et al.  Realistic Fault Modeling for VLSI Testing , 1987, 24th ACM/IEEE Design Automation Conference.

[7]  Bozena Kaminska,et al.  Analog circuit fault diagnosis based on sensitivity computation and functional testing , 1992, IEEE Design & Test of Computers.

[8]  Mani Soma,et al.  An experimental approach to analog fault models , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.

[9]  Anil Pahwa,et al.  Band faults: Efficient approximations to fault bands for the simulation before fault diagnosis of linear circuits , 1982 .

[10]  John Paul Shen,et al.  Systematic Characterization of Physical Defects for Fault Analysis of MOS IC Cells , 1984, ITC.

[11]  Manoj Sachdev,et al.  Industrial relevance of analog IFA: a fact or a fiction , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[12]  Duncan M. Walker.  Yield simulation for integrated circuits , 1987 .

[13]  Mani Soma.  Fault modeling and testing generation for sample-and-hold circuits , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[14]  Yves Crouzet,et al.  Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their Testability , 1980, IEEE Transactions on Computers.

[15]  Richard D. Eldred.  Test Routines Based on Symbolic Logical Statements , 1959, JACM.

[16]  Wojciech Maly,et al.  FAULT MODELING FOR THE TESTING OF MIXED INTEGRATED CIRCUITS , 1991, 1991, Proceedings. International Test Conference.

[17]  A. V. Ferris-Prabhu,et al.  Modeling the critical area in yield forecasts , 1985 .

[18]  Bozena Kaminska,et al.  Analog circuit testing based on sensitivity computation and new circuit modeling , 1993, Proceedings of IEEE International Test Conference - (ITC).

[19]  B. Kaminska,et al.  Testing analog circuits by sensitivity computation , 1992, [1992] Proceedings The European Conference on Design Automation.

[20]  A. V. Ferris-Prabhu,et al.  Defect size variations and their effect on the critical area of VLSI devices , 1985 .