ROAD: Routability Analysis and Diagnosis Framework Based on SAT Techniques
暂无分享,去创建一个
Chung-Kuan Cheng | Bill Lin | Sicun Gao | Dongwon Park | Yeseong Kim | Ilgweon Kang | Sicun Gao | Chung-Kuan Cheng | Yeseong Kim | Ilgweon Kang | Dongwon Park | Bill Lin
[1] Sikun Li,et al. Application and analysis of unsatisfiable cores on circuits synthesis , 2015, 2015 Seventh International Conference on Advanced Computational Intelligence (ICACI).
[2] Andrew B. Kahng,et al. Evaluation of BEOL design rule impacts using an optimal ILP-based detailed router , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).
[3] Chung-Kuan Cheng,et al. A global router with a theoretical bound on the optimal solution , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[4] Chung-Kuan Cheng,et al. Fast and Precise Routability Analysis with Conditional Design Rules , 2018, 2018 ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP).
[5] Daniel Kroening,et al. Decision Procedures - An Algorithmic Point of View , 2008, Texts in Theoretical Computer Science. An EATCS Series.
[6] Harry J. Levinson,et al. Self-aligned double patterning (SADP) compliant design flow , 2012, Advanced Lithography.
[7] Rob A. Rutenbar,et al. A comparative study of two Boolean formulations of FPGA detailed routing constraints , 2001, IEEE Transactions on Computers.
[8] Wei Xu,et al. Pin routability and pin access analysis on standard cells for layout optimization , 2018, Advanced Lithography.
[9] Nikolai Ryzhenko,et al. Standard cell routing via Boolean satisfiability , 2012, DAC Design Automation Conference 2012.
[10] Joao Marques-Silva,et al. MUSer2: An Efficient MUS Extractor , 2012, J. Satisf. Boolean Model. Comput..
[11] Oliver Bastert,et al. Layered Drawings of Digraphs , 1999, Drawing Graphs.
[12] David Z. Pan,et al. PARR: Pin access planning and regular routing for self-aligned double patterning , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).
[13] Jannik Silvanus,et al. Automatic Cell Layout in the 7nm Era , 2017, ISPD.
[14] Miroslav N. Velev,et al. Exploiting hierarchy and structure to efficiently solve graph coloring as SAT , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.
[15] Puneet Gupta,et al. Layout pattern-driven design rule evaluation , 2014, Advanced Lithography.
[16] Payman Zarkesh-Ha,et al. Prediction of interconnect fan-out distribution using Rent's rule , 2000, SLIP '00.
[17] Gang Chen,et al. MCFRoute: A detailed router based on multi-commodity flow method , 2014, 2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[18] Youngsoo Shin,et al. Pin accessibility-driven cell layout redesign and placement optimization , 2017, 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC).
[19] Van-Hau Nguyen. SAT Encodings of Finite CSPs , 2014 .
[20] Bei Yu,et al. Implications of triple patterning for 14nm node design and patterning , 2012, Advanced Lithography.
[21] Chris C. N. Chu,et al. Pin Accessibility-Driven Detailed Placement Refinement , 2017, ISPD.
[22] Andrew B. Kahng,et al. Machine Learning Applications in Physical Design: Recent Results and Directions , 2018, ISPD.