Abstract We show that the following statements are equivalent: 1. Statement 1. 3-pushdown graphs have sublinear separators. 2. Statement 1∗. k-page graphs have sublinear separators. 3. Statement 2. A one-tape nondeterministic Turing machine can simulate a two-tape machine in subquadratic time. None of the statements is known to be true or false at present. However, our proof of equivalence is quantitative-it relates exactly the separator size of the two kinds of graphs to the running time of the simulation in Statement 2. Using this equivalence we derive several graph-theoretic corollaries. There are known examples where upper bounds on graph properties imply upper bounds on computation time or space. There are other examples where lower bounds on graph properties are used to derive lower bounds on computation time in restricted settings. However, our results may constitute the first example where a graph problem is shown to be equivalent to a problem in computational complexity. In a companion paper we construct graphs and prove a lower bound or their separators. Using the equivalence we prove an almost linear lower bound for the size of separators for 3-pushdown graphs and an almost quadratic lower bound for simulating two-tape nondeterministic Turing machines by one-tape machines. Specifically, for an integers s let ls(n), the s-iterated logarithm function, be defined inductively: l°(n)=n, ls+1(n)=log2(ls(n)) for s⩾0. Then: 1. For every fixed s and all n, there is an n-vertex 3-pushdown graph whose smallest separator contains at least ω(n/ls(n)) vertices. 2. There is a language L recognizable in real time by a two-tape nondeterministic Turing machine, but every on-line one-tape nondeterministic Turing machine that recognizes L requires ω(n2/ls(n)) time for any positive integer.
[1]
Mihalis Yannakakis,et al.
Four pages are necessary and sufficient for planar graphs
,
1986,
Symposium on the Theory of Computing.
[2]
H. Chernoff.
A Measure of Asymptotic Efficiency for Tests of a Hypothesis Based on the sum of Observations
,
1952
.
[3]
W. Maass.
Combinatorial lower bound arguments for deterministic and nondeterministic Turing machines
,
1985
.
[4]
Arnold L. Rosenberg,et al.
Embedding graphs in books: a layout problem with applications to VLSI design
,
1985
.
[5]
Ming Li,et al.
Lower Bounds by Kolmogorov-Complexity (Extended Abstract)
,
1985,
ICALP.
[6]
Lenwood S. Heath.
Embedding Planar Graphs in Seven Pages
,
1984,
FOCS.
[7]
Leslie G. Valiant,et al.
Graph-Theoretic Properties in computational Complexity
,
1976,
J. Comput. Syst. Sci..
[8]
Peter W. Shor,et al.
On the pagenumber of planar graphs
,
1984,
STOC '84.
[9]
Robert E. Tarjan,et al.
Applications of a planar separator theorem
,
1977,
18th Annual Symposium on Foundations of Computer Science (sfcs 1977).
[10]
Leslie G. Valiant,et al.
On Time Versus Space
,
1977,
JACM.
[11]
Arnold L. Rosenberg,et al.
The Diogenes Approach to Testable Fault-Tolerant Arrays of Processors
,
1983,
IEEE Transactions on Computers.
[12]
Maciej M. Syslo,et al.
Characterizations of outerplanar graphs
,
1979,
Discret. Math..
[13]
Ravi Kannan,et al.
Unraveling k-page graphs
,
1985,
Inf. Control..