Suppression of tunneling leakage current in junctionless nanowire transistors

In this paper, the characteristics of tunneling leakage current for the dual-material gate junctionless nanowire transistor (DMG-JNT) are investigated by three-dimensional numerical simulations and compared with conventional junctionless nanowire transistor (JNT). The suppression of the tunneling leakage current on the JNT by introducing an energy band step with the DMG structure is verified and presented for the first time. The effects of channel length on the DMG-JNT and the JNT are also studied. Results showed that the tunneling leakage current of the DMG-JNT is two orders smaller than that of the JNT, and further, the DMG-JNT exhibits superior scaling capability. Two key design parameters of the DMG-JNT, control gate ratio (Ra) and work function difference (δW), have been optimized and the optimal ranges of Ra and δW are pointed out.

[1]  J. Appenzeller,et al.  Comparing carbon nanotube transistors - the ideal choice: a novel tunneling device design , 2005, IEEE Transactions on Electron Devices.

[2]  M.J. Kumar,et al.  Investigation of the novel attributes of a fully depleted dual-material gate SOI MOSFET , 2004, IEEE Transactions on Electron Devices.

[3]  M. Armstrong,et al.  Comparison of Junctionless and Conventional Trigate Transistors With $L_{g}$ Down to 26 nm , 2011, IEEE Electron Device Letters.

[4]  Sung-Jin Choi,et al.  Nonvolatile Memory by All-Around-Gate Junctionless Transistor Composed of Silicon Nanowire on Bulk Substrate , 2011, IEEE Electron Device Letters.

[5]  O. Faynot,et al.  Scaling of Trigate Junctionless Nanowire MOSFET With Gate Length Down to 13 nm , 2012, IEEE Electron Device Letters.

[6]  Chenming Hu,et al.  Dual work function metal gate CMOS technology using metal interdiffusion , 2001, IEEE Electron Device Letters.

[7]  M. Masahara,et al.  Electrical performances of junctionless-FETs at the scaling limit (LCH = 3 nm) , 2012, 2012 International Electron Devices Meeting.

[8]  S. Ganguly,et al.  Effect of Band-to-Band Tunneling on Junctionless Transistors , 2012, IEEE Transactions on Electron Devices.

[9]  Jin He,et al.  An Analytical Charge Model for Double-Gate Tunnel FETs , 2012, IEEE Transactions on Electron Devices.

[10]  Chi-Woo Lee,et al.  High-Temperature Performance of Silicon Junctionless MOSFETs , 2010, IEEE Transactions on Electron Devices.

[11]  Jean-Pierre Colinge,et al.  Performance estimation of junctionless multigate transistors , 2010 .

[12]  Yiming Li,et al.  Dual-Material Gate Approach to Suppression of Random-Dopant-Induced Characteristic Fluctuation in 16 nm Metal–Oxide–Semiconductor Field-Effect-Transistor Devices , 2011 .

[13]  Horng-Chih Lin,et al.  Gate-All-Around Junctionless Transistors With Heavily Doped Polysilicon Nanowire Channels , 2011, IEEE Electron Device Letters.

[14]  Sung-Jin Choi,et al.  Sensitivity of Threshold Voltage to Nanowire Width Variation in Junctionless Transistors , 2011, IEEE Electron Device Letters.

[15]  Yeong-Seuk Kim,et al.  N-Channel Dual-Workfunction-Gate MOSFET for Analog Circuit Applications , 2012, IEEE Transactions on Electron Devices.

[16]  Subhasis Haldar,et al.  Physics-based analytical modeling of potential and electrical field distribution in dual material gate (DMG)-MOSFET for improved hot electron effect and carrier transport efficiency , 2002 .

[17]  Chi On Chui,et al.  Variability of Inversion-Mode and Junctionless FinFETs due to Line Edge Roughness , 2011, IEEE Electron Device Letters.

[18]  Chen Shen,et al.  A new robust non-local algorithm for band-to-band tunneling simulation and its application to Tunnel-FET , 2011 .

[19]  Ran Yan,et al.  Junctionless Multiple-Gate Transistors for Analog Applications , 2011, IEEE Transactions on Electron Devices.

[20]  Ken K. Chin,et al.  Dual-material gate (DMG) field effect transistor , 1999 .

[21]  Jia Sun,et al.  Junctionless Flexible Oxide-Based Thin-Film Transistors on Paper Substrates , 2012, IEEE Electron Device Letters.

[22]  R. Choi,et al.  Highly Manufacturable 45nm LSTP CMOSFETs Using Novel Dual High-k and Dual Metal Gate CMOS Integration , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[23]  M. J. Kumar,et al.  Novel Attributes of a Dual Material Gate Nanoscale Tunnel Field-Effect Transistor , 2011, IEEE Transactions on Electron Devices.

[24]  Chi-Woo Lee,et al.  Nanowire transistors without junctions. , 2010, Nature nanotechnology.

[25]  Jean-Pierre Colinge,et al.  Simulation of junctionless Si nanowire transistors with 3 nm gate length , 2010 .

[26]  A. Gnudi,et al.  Numerical investigation on the junctionless nanowire FET , 2011, Ulis 2011 Ultimate Integration on Silicon.

[27]  In Man Kang,et al.  RF Performance and Small-Signal Parameter Extraction of Junctionless Silicon Nanowire MOSFETs , 2011, IEEE Transactions on Electron Devices.

[28]  Shengqi Yang,et al.  A Junctionless Nanowire Transistor With a Dual-Material Gate , 2012, IEEE Transactions on Electron Devices.

[29]  R. Lindsay,et al.  Gate-Induced-Drain-Leakage Current in 45-nm CMOS Technology , 2008, IEEE Transactions on Device and Materials Reliability.