A Low-power 4-T SAM Design for OFDM Demodulators in DVB Receiversers

This paper describes the design and implementation of a sequential access memory (SAM) in the OFDM demodulator of DVB-T receivers. The SAM decoder is based upon a ring counter to reduce the transistor count as well as the number of transitions per memory access. The SAM cell takes advantage of a negative word-line scheme to minimize the leakage current of the cell access transistors. The power consumption of memory access is then reduced. A 2-Kb SAM is carried out by 0.18 mum 1P6M CMOS process to verify the proposed design. The average power dissipation of the address decoder is 41.97 muW, while the average power dissipation of the overall SAM is 4.11 mW given a 20 MHz clock rate

[1]  Chua-Chin Wang,et al.  An SRAM design using dual threshold voltage transistors and low-power quenchers , 2003 .

[2]  Chua-Chin Wang,et al.  A 4-Kb 667-MHz CMOS SRAM using dynamic threshold voltage wordline transistors , 2003, Southwest Symposium on Mixed-Signal Design, 2003..

[3]  P. K. Lala,et al.  An on-chip test scheme for SRAMs , 1994, Proceedings of IEEE International Workshop on Memory Technology, Design, and Test.

[4]  Chaitali Chakrabarti,et al.  Memory exploration for low power, embedded systems , 1999, DAC '99.

[5]  G. Venkatesh,et al.  Low-power realization of FIR filters on programmable DSPs , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[6]  Chaitali Chakrabarti,et al.  Memory Design and Exploration for Low Power, Embedded Systems , 1999 .

[7]  Chua-Chin Wang,et al.  A 4-kB 500-MHz 4-T CMOS SRAM using low-VTHN bitline drivers and high-VTHP latches , 2004, IEEE Trans. Very Large Scale Integr. Syst..

[8]  Hiroshi Kawaguchi,et al.  Dynamic leakage cut-off scheme for low-voltage SRAM's , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).