Building a distributed asynchronous control unit through automatic derivation of hierarchically decomposed AFSMs from a CDFG

Although there are several successful asynchronous logic synthesis tools, it is still unwieldy for designers to conceive and describe behaviors for a number of controllers constituting an asynchronous control unit of a target system manually. In this paper, building a distributed asynchronous control unit automatically through automatic derivation of hierarchically decomposed AFSMs from a CDFG is suggested. A resulting control unit consists of small asynchronous controllers and has complete separation of 'execution controllers' and 'execution order controllers'. This distributive feature leads to significant improvements in the aspects of area, performance and synthesis time of derived control circuits.

[1]  Steven M. Nowick,et al.  Automatic synthesis of burst-mode asynchronous controllers , 1993 .

[2]  Steven M. Nowick,et al.  Applications of asynchronous circuits , 1999, Proc. IEEE.

[3]  David L. Dill,et al.  Synthesis of Asynchronous Controllers for Heterogeneous Systems , 1994 .

[4]  Jeong-Gun Lee,et al.  Automatic process-oriented control circuit generation for asynchronous high-level synthesis , 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586).

[5]  Luciano Lavagno,et al.  Automated synthesis of micro-pipelines from behavioral Verilog HDL , 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586).

[6]  Jordi Cortadella,et al.  Structural methods for the synthesis of speed-independent circuits , 1996, Proceedings ED&TC European Design and Test Conference.

[7]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[9]  Jeong-Gun Lee,et al.  Automatic distributed asynchronous control circuit generation from data flow graph for asynchronous high-level synthesis , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[10]  Daniel D. Gajski,et al.  High ― Level Synthesis: Introduction to Chip and System Design , 1992 .

[11]  Scott Hauck,et al.  Asynchronous design methodologies: an overview , 1995, Proc. IEEE.

[12]  Jordi Cortadella,et al.  An asynchronous architecture model for behavioral synthesis , 1992, [1992] Proceedings The European Conference on Design Automation.

[13]  D. Dill,et al.  Automatic Synthesis of Extended Burst-Mode Circuits : Part II ( Automatic Synthesis ) , 1996 .

[14]  Bill Lin,et al.  Control resynthesis for control-dominated asynchronous designs , 1996, Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[15]  Kenneth Y. Yun,et al.  Automatic synthesis of extended burst-mode circuits. II. (Automaticsynthesis) , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Kees van Berkel,et al.  Handshake Circuits: An Asynchronous Architecture for VLSI Programming , 1993 .