AC_ICAP: A Flexible High Speed ICAP Controller

The Internal Configuration Access Port (ICAP) is the core component of any dynamic partial reconfigurable system implemented in Xilinx SRAM-based Field Programmable Gate Arrays (FPGAs). We developed a new high speed ICAP controller, named AC_ICAP, completely implemented in hardware. In addition to similar solutions to accelerate the management of partial bitstreams and frames, AC_ICAP also supports run-time reconfiguration of LUTs without requiring precomputed partial bitstreams. This last characteristic was possible by performing reverse engineering on the bitstream. Besides, we adapted this hardware-based solution to provide IP cores accessible from the MicroBlaze processor. To this end, the controller was extended and three versions were implemented to evaluate its performance when connected to Peripheral Local Bus (PLB), Fast Simplex Link (FSL), and AXI interfaces of the processor. In consequence, the controller can exploit the flexibility that the processor offers but taking advantage of the hardware speed-up. It was implemented in both Virtex-5 and Kintex7 FPGAs. Results of reconfiguration time showed that run-time reconfiguration of single LUTs in Virtex-5 devices was performed in less than 5 µs which implies a speed-up ofmore than 380x compared to the Xilinx XPS_HWICAP controller.

[1]  F. Novak,et al.  SEU Recovery Mechanism for SRAM-Based FPGAs , 2012, IEEE Transactions on Nuclear Science.

[2]  Khaled Benkrid,et al.  Multiple-clone configuration of relocatable partial bitstreams in Xilinx Virtex FPGAs , 2013, 2013 NASA/ESA Conference on Adaptive Hardware and Systems (AHS-2013).

[3]  Paul Kaufmann,et al.  Lookup table partial reconfiguration for an evolvable hardware classifier system , 2014, 2014 IEEE Congress on Evolutionary Computation (CEC).

[4]  M. Wirthlin,et al.  Fault Tolerant ICAP Controller for High-Reliable Internal Scrubbing , 2008, 2008 IEEE Aerospace Conference.

[5]  Y. Guo,et al.  Performance-Area Improvement by Partial Reconfiguration for an Aerospace Remote Sensing Application , 2011, 2011 International Conference on Reconfigurable Computing and FPGAs.

[6]  Jürgen Becker,et al.  An Interface for a Decentralized 2D Reconfiguration on Xilinx Virtex-FPGAs for Organic Computing , 2009, Int. J. Reconfigurable Comput..

[7]  L. Sterpone,et al.  A New Partial Reconfiguration-Based Fault-Injection System to Evaluate SEU Effects in SRAM-Based FPGAs , 2007, IEEE Transactions on Nuclear Science.

[8]  Walter Stechele,et al.  Towards Rapid Dynamic Partial Reconfiguration in Video-Based Driver Assistance Systems , 2010, ARC.

[9]  Jim Tørresen,et al.  High Speed Partial Run-Time Reconfiguration Using Enhanced ICAP Hard Macro , 2011, 2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum.

[10]  Khaled Benkrid,et al.  A novel high-performance fault-tolerant ICAP controller , 2012, 2012 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).

[11]  Martin Straka,et al.  Generic partial dynamic reconfiguration controller for fault tolerant designs based on FPGA , 2010, NORCHIP 2010.

[12]  Bin Zhang,et al.  A multi-platform controller allowing for maximum Dynamic Partial Reconfiguration throughput , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[13]  Tughrul Arslan,et al.  On enhancing the reliability of internal configuration controllers in FPGAs , 2014, 2014 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).

[14]  Juanjo Noguera,et al.  Fast dynamic and partial reconfiguration data path with low hardware overhead on Xilinx FPGAs , 2010, 2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW).

[15]  Axel Jantsch,et al.  Run-time Partial Reconfiguration speed investigation and architectural design space exploration , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[16]  Oliver Diessel,et al.  ICAP-I: A reusable interface for the internal reconfiguration of Xilinx FPGAs , 2009, 2009 International Conference on Field-Programmable Technology.

[17]  Marco D. Santambrogio,et al.  High Speed Dynamic Partial Reconfiguration for Real Time Multimedia Signal Processing , 2012, 2012 15th Euromicro Conference on Digital System Design.

[18]  Fernanda Gusmão de Lima Kastensmidt,et al.  Dynamic partial reconfiguration manager , 2014, 2014 IEEE 5th Latin American Symposium on Circuits and Systems.