A Simulator for a Multithreaded Processor

This paper presents a simulator of a multithread processor, which is developed, with a minimum architectural impact, on a conventional RISC platform. The multithread processor supports a mixture of controland data-flow model of execution with hardware primitives for scheduling and synchronization. The simulator permits, by changing the processor parameters such as the cache size, the number of contexts and the number of resources, to design, debug, test and evaluate the performance of multithreaded programs with a minimum efforts. The results achieved indicate that the multithread simulator exhibits high performance by switching between ready contexts and hence overlapping the computation with memory accesses to reduce the processor idle time.

[1]  Kozo Kimura,et al.  An elementary processor architecture with simultaneous instruction issuing from multiple threads , 1992, ISCA '92.

[2]  Dean M. Tullsen,et al.  Simultaneous multithreading: Maximizing on-chip parallelism , 1995, Proceedings 22nd Annual International Symposium on Computer Architecture.

[3]  Mateo Valero,et al.  Multithreaded vector architectures , 1997, Proceedings Third International Symposium on High-Performance Computer Architecture.

[4]  Allan Porterfield,et al.  The Tera computer system , 1990, ICS '90.

[5]  Anoop Gupta,et al.  Memory consistency and event ordering in scalable shared-memory multiprocessors , 1990, ISCA '90.

[6]  Anoop Gupta,et al.  Memory consistency and event ordering in scalable shared-memory multiprocessors , 1990, [1990] Proceedings. The 17th Annual International Symposium on Computer Architecture.

[7]  Anant Agarwal,et al.  Performance Tradeoffs in Multithreaded Processors , 1992, IEEE Trans. Parallel Distributed Syst..