Interconnect-limited VLSI architecture
暂无分享,去创建一个
[1] William J. Dally,et al. A bandwidth-efficient architecture for media processing , 1998, Proceedings. 31st Annual ACM/IEEE International Symposium on Microarchitecture.
[2] William J. Dally,et al. Exploiting fine-grain thread level parallelism on the MIT multi-ALU processor , 1998, Proceedings. 25th Annual International Symposium on Computer Architecture (Cat. No.98CB36235).
[3] William J. Dally,et al. The M-machine multicomputer , 1997, Proceedings of the 28th Annual International Symposium on Microarchitecture.
[4] William J. Dally,et al. Processor coupling: integrating compile time and runtime scheduling for parallelism , 1992, ISCA '92.
[5] Charles L. Seitz,et al. Let's route packets instead of wires , 1990 .
[6] B. Ramakrishna Rau,et al. The Cydra 5 departmental supercomputer: design philosophies, decisions, and trade-offs , 1989, Computer.