AN IMPROVED ON-CHIP DEBUG ARCHITECTURE FOR SPARC PROCESSOR BASED ON SHADOW SCAN TECHNIQUE