Pulse techniques in neural VLSI: a review

The use of pulse-encoding in neural VLSI circuits is described, along with the motivation and rationale behind it. Options for synaptic multiplication and neural aggregation are discussed and an example presented. The author presents the options with respect to pulse stream arithmetic and coding at the microscopic neuron/synapse level, including those considered to be nonoptimal. Issues in pulse stream neural VLSI, and analog neural VLSI in general, are discussed.<<ETX>>

[1]  Alan F. Murray,et al.  Innovations in Pulse Stream Neural VLSI : Arithmetic and Communications , 1990 .

[2]  John J. Paulos,et al.  The Effects of Precision Constraints in a Backpropagation Learning Network , 1990, Neural Computation.

[3]  Richard Rohwer,et al.  The "Moving Targets" Training Algorithm , 1989, NIPS.

[4]  Alan F. Murray,et al.  Pulse-Firing Neural Chips for Hundreds of Neurons , 1989, NIPS.

[5]  M. de Savigny,et al.  Realization of Boolean functions using a pulse coded neuron , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[6]  Eytan Domany,et al.  Learning by Choice of Internal Representations , 1988, Complex Syst..

[7]  José Luis Huertas Díaz,et al.  CMOS analog neural network systems based on oscillatory neurons , 1992 .

[8]  N. El-Leithy,et al.  Implementation of pulse-coded neural networks , 1988, Proceedings of the 27th IEEE Conference on Decision and Control.

[9]  James A. Simmons,et al.  Acoustic-Imaging Computations by Echolocating Bats: Unification of Diversely-Represented Stimulus Features into Whole Images , 1989, NIPS.

[10]  Jack L. Meador,et al.  Programmable impulse neural circuits , 1991, IEEE Trans. Neural Networks.

[11]  Mona E. Zaghloul,et al.  CMOS design of pulse coded adaptive neural processing element using neural-type cells , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[12]  José G. Delgado-Frias,et al.  VLSI for Artificial Intelligence , 1989 .

[13]  Alan F. Murray.  Analog VLSI and multi-layer perceptrons - Accuracy, noise and on-chip learning , 1992, Neurocomputing.

[14]  S. Tam,et al.  An electrically trainable artificial neural network (ETANN) with 10240 'floating gate' synapses , 1990, International 1989 Joint Conference on Neural Networks.

[15]  Alan F. Murray,et al.  Asynchronous arithmetic for VLSI neural systems , 1987 .

[16]  J. P. Sage,et al.  MNOS/CCD circuits for neural network implementations , 1989, IEEE International Symposium on Circuits and Systems,.

[17]  Alan F. Murray,et al.  A Novel Computational and Signalling Method for VLSI Neural Networks , 1987, ESSCIRC '87: 13th European Solid-State Circuits Conference.

[18]  Alan F. Murray,et al.  Integrated pulse stream neural networks: results, issues, and pointers , 1992, IEEE Trans. Neural Networks.

[19]  John Lazzaro.  Low-power silicon spiking neurons and axons , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[20]  Y. Hirai,et al.  A digital neuro-chip with unlimited connectability for large scale neural networks , 1989, International 1989 Joint Conference on Neural Networks.

[21]  Alan F. Murray,et al.  Application of Analogue Amorphous Silicon Memory Devices to Resistive Synapses for Neural Networks , 1992 .

[22]  J. G. Elias,et al.  A neuromorphic impulsive circuit for processing dynamic signals , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[23]  J J Hopfield,et al.  Neurons with graded response have collective computational properties like those of two-state neurons. , 1984, Proceedings of the National Academy of Sciences of the United States of America.

[24]  Mark R. DeYong,et al.  Applications of hybrid analog-digital neural networks in signal processing: simple circuits for frequency and phase detection and shifting , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[25]  Paul Horowitz,et al.  The Art of Electronics , 1980 .

[26]  Alan F. Murray,et al.  Bit-Serial Neural Networks , 1987, NIPS.

[27]  Hannu Tenhunen,et al.  Fully digital neural network implementation based on pulse density modulation , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[28]  Alan F. Murray.  Multilayer Perceptron Learning Optimized for On-Chip Implementation: A Noise-Robust System , 1992, Neural Computation.

[29]  C. M. Bishop,et al.  Curvature-Driven Smoothing in Backpropagation Neural Networks , 1992 .

[30]  Alan F. Murray,et al.  Asynchronous VLSI neural networks using pulse-stream arithmetic , 1988 .

[31]  B. Linares-Barranco,et al.  CMOS analog neural network systems based on oscillatory neurons , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.