Design and implementation of a kilowatt-scale power interface based on power hardware-in-the-loop simulation

Power hardware-in-the-loop (PHIL) has been widely adopted as an important method of virtual prototyping of electrical systems. In PHIL simulation the error (i.e., time delay and distortion) introduced by the power interface may cause severe instability issues or unacceptably inaccurate results. In the paper, modeling scheme of the PHIL simulation system, And a compound repetitive controller (RC) in power interface has been described, which has a highly static and dynamic performance. An 100kW PHIL test platform has been designed, to ensure that the overall system remains stable in operation and yields accurate results for both the software simulated system and the interfaced hardware under test. Based on this, a basic insurance and good platform is provided for the study and development of PHIL.

[1]  Hui Li,et al.  Development of a Unified Design, Test, and Research Platform for Wind Energy Systems Based on Hardware-in-the-Loop Real-Time Simulation , 2006, IEEE Transactions on Industrial Electronics.

[2]  M. Steurer,et al.  Improve the Stability and the Accuracy of Power Hardware-in-the-Loop Simulation by Selecting Appropriate Interface Algorithms , 2008, IEEE Transactions on Industry Applications.

[3]  Michael Steurer,et al.  A Megawatt-Scale Power Hardware-in-the-Loop Simulation Setup for Motor Drives , 2010, IEEE Transactions on Industrial Electronics.

[4]  C Dufour,et al.  Interfacing Issues in Real-Time Digital Simulators , 2011, IEEE Transactions on Power Delivery.

[5]  Jason Daniel Tucker.  Power-Hardware-In-The-Loop (Phil) Considerations and Implementation Methods For Electrically Coupled Systems , 2010 .

[6]  Poh Chiang Loh,et al.  A comparative analysis of multiloop voltage regulation strategies for single and three-phase UPS systems , 2003 .

[7]  Frede Blaabjerg,et al.  A new space-vector-based control method for UPS systems powering nonlinear and unbalanced loads , 2001 .

[8]  A. Monti,et al.  A novel interface for power-hardware-in-the-loop simulation , 2004, 2004 IEEE Workshop on Computers in Power Electronics, 2004. Proceedings..

[9]  M. Steurer,et al.  An Effective Method for Evaluating the Accuracy of Power Hardware-in-the-Loop Simulations , 2008, IEEE Transactions on Industry Applications.

[10]  M. Steurer,et al.  A novel approach to power quality assessment: real time hardware-in-the-loop test bed , 2005, IEEE Transactions on Power Delivery.

[11]  M. Steurer,et al.  An effective method for evaluating the accuracy of Power Hardware-in-the-Loop simulations , 2008, 2008 IEEE/IAS Industrial and Commercial Power Systems Technical Conference.