On the specific on-resistance of high-voltage and power devices
暂无分享,去创建一个
[1] B. J. Baliga,et al. Analysis of silicon carbide power device performance , 1991, [1991] Proceedings of the 3rd International Symposium on Power Semiconductor Devices and ICs.
[2] S. Sze,et al. AVALANCHE BREAKDOWN VOLTAGES OF ABRUPT AND LINEARLY GRADED p‐n JUNCTIONS IN Ge, Si, GaAs, AND GaP , 1966 .
[3] J.D. Plummer,et al. Modeling of the on-resistance of LDMOS, VDMOS, and VMOS power transistors , 1980, IEEE Transactions on Electron Devices.
[4] S. Mukherjee,et al. Realization of high breakdown voltage (>700 V) in thin SOI devices , 1991, [1991] Proceedings of the 3rd International Symposium on Power Semiconductor Devices and ICs.
[5] J. Appels,et al. High voltage thin layer devices (RESURF devices) , 1979, 1979 International Electron Devices Meeting.
[6] G. Baccarani,et al. Electron mobility empirically related to the phosphorus concentration in silicon , 1975 .
[7] J. Maserjian. Determination of Avalanche Breakdown in pn Junctions , 1959 .
[8] Antonio G. M. Strollo,et al. Optimal ON-resistance versus breakdown voltage tradeoff in superjunction power devices: a novel analytical model , 2001 .
[9] R. E. Thomas,et al. Carrier mobilities in silicon empirically related to doping and field , 1967 .
[10] G. Dolny,et al. High-voltage semiconductor devices: status and trends , 2005, Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting, 2005..
[11] R. van Dalen,et al. Vertical multi-RESURF MOSFETs exhibiting record low specific resistance , 2003, IEEE International Electron Devices Meeting 2003.
[12] Chenming Hu. Optimum doping profile for minimum ohmic resistance and high-breakdown voltage , 1979, IEEE Transactions on Electron Devices.
[13] R. P. Zingg. New benchmark for RESURF, SOI and super-junction power devices , 2001, Proceedings of the 13th International Symposium on Power Semiconductor Devices & ICs. IPSD '01 (IEEE Cat. No.01CH37216).
[14] 24 m/spl Omega/cm/sup 2/ 680 V silicon superjunction MOSFET , 2002, Proceedings of the 14th International Symposium on Power Semiconductor Devices and Ics.
[15] T. Fujihira. Theory of Semiconductor Superjunction Devices , 1997 .
[16] A.W. Ludikhuize,et al. High-voltage DMOS and PMOS in analog IC's , 1982, 1982 International Electron Devices Meeting.
[17] M. Darwish,et al. A new 800 V lateral MOSFET with dual conduction paths , 2001, Proceedings of the 13th International Symposium on Power Semiconductor Devices & ICs. IPSD '01 (IEEE Cat. No.01CH37216).
[18] R. V. Overstraeten,et al. Measurement of the ionization rates in diffused silicon p-n junctions , 1970 .
[19] W. N. Grant. Electron and hole ionization rates in epitaxial silicon at high electric fields , 1973 .
[20] W. Fulop,et al. Calculation of avalanche breakdown voltages of silicon p-n junctions , 1967 .
[21] Adrianus Willem Ludikhuize,et al. A review of RESURF technology , 2000, 12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094).
[22] J. Tihanyi,et al. A new generation of high voltage MOSFETs breaks the limit line of silicon , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).