论文信息 - Design for Testability of Multi-Mode Satellite Navigation Baseband SoC Chip

Design for Testability of Multi-Mode Satellite Navigation Baseband SoC Chip

In this paper, a design for testability methodology for a multi-mode navigation baseband SoC chip was presented, merging the various DFT techniques including boundary scan, MBIST, and full scan based ATPG. Implementation the technology of pattern compression was introduced in detail. Test results showed that this strategy is feasible, and meets the requirement of engineering applications. The test coverage of this chip is 97.53%, in the condition that, almost 30-fold test pattern compression is achieved

Qi Wang | Shen Gao | Yong Xue Zhang

[1] Krishnendu Chakrabarty,et al. Integrated LFSR Reseeding, Test-Access Optimization, and Test Scheduling for Core-Based System-on-Chip , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2] Qiao Shu-shan. Testability Design of Digital Television Baseband SoC Chip , 2010 .

[3] Shi Longxing. Design-for-Testability and Test of Garfield Series SoC’s , 2009 .

[4] C. P. Ravikumar,et al. At-speed transition fault testing with low speed scan enable , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[5] Kiran George,et al. Logic Built-In Self-Test for Core-Based Designs on System-on-a-Chip , 2009, IEEE Transactions on Instrumentation and Measurement.