Low overhead decimal matrix code with dynamic network on chip against multiple cell upsets

This paper presents an efficient decimal matrix code (DMC) technique to obtain the maximum error detection capability. This model can minimize the area overhead of extra circuits using encoder reusing technique (ERT). To maintain the reliability of memories against transient multiple cell upsets decimal matrix code based on divide-symbol is presented. Also the DMC mechanism is suitable for dynamic NOCs where the number and position of processor elements or faulty blocks vary during runtime. Here we present a NOC based on online error detection mechanism and adaptive routing algorithm. NoC is based on routers performing online error detection of routing algorithm and data packet errors. Adaptive routing algorithm allows to bypass faulty components or processor elements dynamically implemented inside the network. The new router architecture is based on additional diagonal state indications and specific logic blocks allowing the reliable operation of the NoC. The main originality in the NoC is that only the permanently faulty parts of the routers are disconnected. Therefore, it maintains a high run time throughput in the NoC without data packet due to self-loopback mechanism inside each router.

[1]  E. Ibe,et al.  Impact of Scaling on Neutron-Induced Soft Error in SRAMs From a 250 nm to a 22 nm Design Rule , 2010, IEEE Transactions on Electron Devices.

[2]  Chita R. Das,et al.  Efficient fully adaptive wormhole routing in n-dimensional meshes , 1994, 14th International Conference on Distributed Computing Systems.

[3]  Jürgen Teich,et al.  DyNoC: A dynamic infrastructure for communication in dynamically reconfugurable devices , 2005, International Conference on Field Programmable Logic and Applications, 2005..

[4]  Ge-Ming Chiu,et al.  The Odd-Even Turn Model for Adaptive Routing , 2000, IEEE Trans. Parallel Distributed Syst..

[5]  Dhiraj K. Pradhan,et al.  Reliability Analysis of H-Tree Random Access Memories Implemented With Built in Current Sensors and Parity Codes for Multiple Bit Upset Correction , 2011, IEEE Transactions on Reliability.

[6]  Camel Tanougast,et al.  A new deadlock-free fault-tolerant routing algorithm for NoC interconnections , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[7]  Camel Tanougast,et al.  CuNoC: A dynamic scalable communication structure for dynamically reconfigurable FPGAs , 2009, Microprocess. Microsystems.

[8]  Sujit Dey,et al.  Dynamically Configurable Bus Topologies for High-Performance On-Chip Communication , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Shi-Jie Wen,et al.  Minimizing Soft Errors in TCAM Devices: A Probabilistic Approach to Determining Scrubbing Intervals , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Thilo Pionteck,et al.  Applying Partial Reconfiguration to Networks-On-Chips , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[11]  Jih-Sheng Shen,et al.  Dynamic Reconfigurable Network-on-Chip Design - Innovations for Computational Processing and Communication , 2010 .

[12]  B. L. Bhuva,et al.  Impact of strained-Si PMOS transistors on SRAM soft error rates , 2011, 2011 12th European Conference on Radiation and Its Effects on Components and Systems.

[13]  B. Arun Kumar,et al.  Efficient Majority Logic Fault Detection with Difference-Set Codes for Memory Applications , 2013 .

[14]  P. Reviriego,et al.  A (64,45) Triple Error Correction Code for Memory Applications , 2012, IEEE Transactions on Device and Materials Reliability.

[15]  Ming Zhu,et al.  New Mix codes for multiple bit upsets mitigation in fault-secure memories , 2011, Microelectron. J..

[16]  Dhiraj K. Pradhan,et al.  Matrix Codes for Reliable and Cost Efficient Memory Chips , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[17]  Jie Wu,et al.  A Fault-Tolerant and Deadlock-Free Routing Protocol in 2D Meshes Based on Odd-Even Turn Model , 2003, IEEE Trans. Computers.

[18]  John Dunlop,et al.  Dynamic reconfiguration of FPGAs , 1994 .

[19]  Chita R. Das,et al.  Exploring Fault-Tolerant Network-on-Chip Architectures , 2006, International Conference on Dependable Systems and Networks (DSN'06).

[20]  Pedro Reviriego,et al.  Hamming SEC-DAED and Extended Hamming SEC-DED-TAED Codes Through Selective Shortening and Bit Placement , 2014, IEEE Transactions on Device and Materials Reliability.

[21]  Camel Tanougast,et al.  A new high-performance scalable dynamic interconnection for FPGA-based reconfigurable systems , 2008, 2008 International Conference on Application-Specific Systems, Architectures and Processors.

[22]  Pedro Reviriego,et al.  Matrix-Based Codes for Adjacent Error Correction , 2010, IEEE Transactions on Nuclear Science.