Charge-Based Modeling of Long-Channel Symmetric Double-Gate Junction FETs—Part I: Drain Current and Transconductances

The double-gate (DG) junction field-effect transistor (JFET) is a classical electron device, with a simple structure that presents many advantages in terms of not only device fabrication but also its operation. The device has been largely used in low-noise applications, but also more recently, in power electronics. Physics-based compact models for JFETs, contrary to MOSFETs, are, however, scarce. In this paper, an analytical, charge-based model is established for the mobile charges, drain current, and transconductances of symmetric DG JFETs, covering all regions of device operation. The model is unified and continuous from subthreshold to linear and saturation operation and is valid over a large temperature range. This charge-based model constitutes the basis of a full compact model of the DG JFET.

[1]  Colin C. McAndrew,et al.  Dual-Gate JFET Modeling I: Generalization to Include MOS Gates and Efficient Method to Calculate Drain–Source Saturation Voltage , 2016, IEEE Transactions on Electron Devices.

[2]  Colin C. McAndrew,et al.  Dual-Gate JFET Modeling II: Source Pinchoff Voltage and Complete $I_{\textrm {ds}}$ Modeling Formalism , 2016, IEEE Transactions on Electron Devices.

[3]  Weimin Wu,et al.  A four-terminal JFET compact model for high-voltage power applications , 2015, Proceedings of the 2015 International Conference on Microelectronic Test Structures.

[4]  Jean-Michel Sallese,et al.  Trans-Capacitance Modeling in Junctionless Symmetric Double-Gate MOSFETs , 2013, IEEE Transactions on Electron Devices.

[5]  Francois Lime,et al.  A simple compact model for long-channel junctionless Double Gate MOSFETs , 2013 .

[6]  J. Sallese,et al.  Charge-Based Modeling of Junctionless Double-Gate Field-Effect Transistors , 2011, IEEE Transactions on Electron Devices.

[7]  E. Santi,et al.  Model for Power SiC Vertical JFET With Unified Description of Linear and Saturation Operating Regimes , 2011, IEEE Transactions on Industry Applications.

[8]  H. Mantooth,et al.  A Physics-Based Model for a SiC JFET Accounting for Electric-Field-Dependent Mobility , 2011, IEEE Transactions on Industry Applications.

[9]  Sanjay K Banerjee,et al.  Analytical Model of Short-Channel Double-Gate JFETs , 2010, IEEE Transactions on Electron Devices.

[10]  E. Vittoz,et al.  Charge-Based MOS Transistor Modeling , 2006 .

[11]  Hao Ding,et al.  A new model for four-terminal junction field-effect transistors , 2006 .

[12]  Carlos Galup-Montoro,et al.  An MOS transistor model for analog circuit design , 1998, IEEE J. Solid State Circuits.

[13]  Juin J. Liou,et al.  JFET circuit simulation using SPICE implemented with an improved model , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Juin J. Liou,et al.  An improved junction field-effect transistor static model for integrated circuit simulation , 1990 .

[15]  W.M.C. Sansen,et al.  A simple model of ion-implanted JFETs valid in both the quadratic and the subthreshold regions , 1982, IEEE Journal of Solid-State Circuits.

[16]  R. E. Thomas,et al.  Carrier mobilities in silicon empirically related to doping and field , 1967 .

[17]  P. Lauritzen,et al.  Field-effect transistors as low-noise amplifiers , 1962 .