Approximate Hybrid High Radix Encoding for Energy-Efficient Inexact Multipliers
暂无分享,去创建一个
Dimitrios Soudris | Georgios Zervakis | Vasileios Leon | Kiamal Pekmestzi | D. Soudris | K. Pekmestzi | Georgios Zervakis | Vasileios Leon
[1] Lingamneni Avinash,et al. Highly energy-efficient and quality-tunable inexact FFT accelerators , 2014, Proceedings of the IEEE 2014 Custom Integrated Circuits Conference.
[2] Fabrizio Lombardi,et al. Design and Analysis of Approximate Compressors for Multiplication , 2015, IEEE Transactions on Computers.
[3] Fabrizio Lombardi,et al. Approximate Radix-8 Booth Multipliers for Low-Power and High-Performance Operation , 2016, IEEE Transactions on Computers.
[4] John N. Mitchell,et al. Computer Multiplication and Division Using Binary Logarithms , 1962, IRE Trans. Electron. Comput..
[5] Wei Luo,et al. Joint precision optimization and high level synthesis for approximate computing , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).
[6] Fabrizio Lombardi,et al. A low-power, high-performance approximate multiplier with configurable partial error recovery , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[7] Caro Lucas,et al. Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.
[8] Akhilesh Tyagi,et al. A Reduced-Area Scheme for Carry-Select Adders , 1993, IEEE Trans. Computers.
[9] Ing-Chao Lin,et al. High accuracy approximate multiplier with error correction , 2013, 2013 IEEE 31st International Conference on Computer Design (ICCD).
[10] Dimitrios Soudris,et al. Design-Efficient Approximate Multiplication Circuits Through Partial Product Perforation , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[11] Anand Raghunathan,et al. Best-effort computing: Re-thinking parallel software and hardware , 2010, Design Automation Conference.
[12] Kiamal Z. Pekmestzi,et al. Hybrid approximate multiplier architectures for improved power-accuracy trade-offs , 2015, 2015 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED).
[13] Pritish Narayanan,et al. Deep Learning with Limited Numerical Precision , 2015, ICML.
[14] Taejoon Park,et al. Energy-Efficient Approximate Multiplication for Digital Signal Processing and Classification Applications , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[15] Fabrizio Lombardi,et al. New Metrics for the Reliability of Approximate and Probabilistic Adders , 2013, IEEE Transactions on Computers.
[16] Keshab K. Parhi,et al. Design of low-error fixed-width modified booth multiplier , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[17] David Harris,et al. CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .
[18] D. H. Jacobsohn,et al. A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..
[19] Sherief Reda,et al. DRUM: A Dynamic Range Unbiased Multiplier for approximate applications , 2015, 2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[20] Patricio Bulic,et al. An iterative logarithmic multiplier , 2011, Microprocess. Microsystems.
[21] Hadi Esmaeilzadeh,et al. AxGames: Towards Crowdsourcing Quality Target Determination in Approximate Computing , 2016, ASPLOS.
[22] Mehdi Kamal,et al. RoBA Multiplier: A Rounding-Based Approximate Multiplier for High-Speed yet Energy-Efficient Digital Signal Processing , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[23] Kaushik Roy,et al. Analysis and characterization of inherent application resilience for approximate computing , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).
[24] Shiann-Rong Kuang,et al. High-Accuracy Fixed-Width Modified Booth Multipliers for Lossy Applications , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[25] Kaushik Roy,et al. IMPACT: IMPrecise adders for low-power approximate computing , 2011, IEEE/ACM International Symposium on Low Power Electronics and Design.
[26] Fabrizio Lombardi,et al. Design of Approximate Radix-4 Booth Multipliers for Error-Tolerant Computing , 2017, IEEE Transactions on Computers.
[27] Puneet Gupta,et al. Trading Accuracy for Power with an Underdesigned Multiplier Architecture , 2011, 2011 24th Internatioal Conference on VLSI Design.
[28] Paolo Ienne,et al. Variable Latency Speculative Addition: A New Paradigm for Arithmetic Circuit Design , 2008, 2008 Design, Automation and Test in Europe.
[29] Zhi-Hui Kong,et al. Design of Low-Power High-Speed Truncation-Error-Tolerant Adder and Its Application in Digital Signal Processing , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[30] Kaushik Roy,et al. Low-Power Digital Signal Processing Using Approximate Adders , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[31] Kiat Seng Yeo,et al. Low-power high-speed multiplier for error-tolerant application , 2010, 2010 IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC).