Real-Time Scheduling of Concurrent Transactions in Multidomain Ring Buses

We address the problem of scheduling concurrent periodic real-time transactions on Multidomain Ring Bus (MDRB). The problem is challenging because although the bus allows multiple nonoverlapping transactions to be executed concurrently, the degree of concurrency depends on the topology of the bus and of executed transactions. To solve this problem, first, we propose two novel efficient scheduling algorithms for topographically acyclic transaction sets. The first algorithm is optimal for transaction sets under restrictive assumptions while the second one induces a good sufficient schedulable utilization bound for more general transaction sets. Then, we extend these two algorithms for the scheduling of topographically cyclic transaction sets. Extensive simulations show that the proposed algorithm can schedule transaction sets with high bus utilization and is better than that of related works in most practical settings. The implementation of the algorithms in a real testbed shows that they have relatively low execution-time overhead.

[1]  Rami G. Melhem,et al.  Multiple-resource periodic scheduling problem: how much fairness is necessary? , 2003, RTSS 2003. 24th IEEE Real-Time Systems Symposium, 2003.

[2]  Füsun Özgüner,et al.  A Priority-Driven Flow Control Mechanism for Real-Time Traffic in Multiprocessor Networks , 1998, IEEE Trans. Parallel Distributed Syst..

[3]  Alan Burns,et al.  Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching , 2008, Second ACM/IEEE International Symposium on Networks-on-Chip (nocs 2008).

[4]  Timothy Mark Pinkston,et al.  Characterizing the Cell EIB On-Chip Network , 2007, IEEE Micro.

[5]  Alan Burns,et al.  Priority Assignment for Real-Time Wormhole Communication in On-Chip Networks , 2008, 2008 Real-Time Systems Symposium.

[6]  Lionel M. Ni,et al.  A survey of wormhole routing techniques in direct networks , 1993, Computer.

[7]  James H. Anderson,et al.  Adapting Pfair scheduling for symmetric multiprocessors , 2005, J. Embed. Comput..

[8]  Éva Tardos,et al.  Algorithm design , 2005 .

[9]  Sanjoy K. Baruah,et al.  Proportionate progress: a notion of fairness in resource allocation , 1993, STOC '93.

[10]  Alan Burns,et al.  Analysis of hard real-time communications , 1995, Real-Time Systems.

[11]  Giorgio C. Buttazzo,et al.  Measuring the Performance of Schedulability Tests , 2005, Real-Time Systems.

[12]  Chung Laung Liu,et al.  Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment , 1989, JACM.

[13]  Zhonghai Lu,et al.  Feasibility analysis of messages for on-chip networks using wormhole routing , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[14]  Ravi Shankar,et al.  Survey of Network on Chip (NoC) Architectures & Contributions , 2009 .

[15]  John B. Goodenough,et al.  Generic Avionics Software Specification , 1990 .

[16]  Timothy Mattson,et al.  A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[17]  Lui Sha,et al.  Performance of real-time bus scheduling algorithms , 1986, SIGMETRICS '86/PERFORMANCE '86.

[18]  Tobias Bjerregaard,et al.  A survey of research and practices of Network-on-chip , 2006, CSUR.

[19]  Lui Sha,et al.  Hard real-time communication in bus-based networks , 2004, 25th IEEE International Real-Time Systems Symposium.

[20]  Matt W. Mutka,et al.  Real-time virtual channel flow control , 1996, Proceeding of 13th IEEE Annual International Phoenix Conference on Computers and Communications.

[21]  Marco Di Natale,et al.  Scheduling Messages with Earliest Deadline Techniques , 2001, Real-Time Systems.

[22]  Marco Caccamo,et al.  Real-Time Communication for Multicore Systems with Multi-domain Ring Buses , 2010, 2010 IEEE 16th International Conference on Embedded and Real-Time Computing Systems and Applications.

[23]  Kees Goossens,et al.  AEthereal network on chip: concepts, architectures, and implementations , 2005, IEEE Design & Test of Computers.

[24]  Jason N. Dale,et al.  Cell Broadband Engine Architecture and its first implementation - A performance view , 2007, IBM J. Res. Dev..