CMOS wavelet compression imager architecture

The CMOS imager architecture implements /spl Delta//spl Sigma/-modulated Haar wavelet image compression on the focal plane in real time. The active pixel array is integrated with a bank of column-parallel first-order incremental over-sampling analog-to-digital converters (ADCs). Each ADC performs column-wise distributed focal-plane sampling and concurrent signed weighted average quantization, realizing a one-dimensional spatial Haar wavelet transform. A digital delay and adder loop performs spatial accumulation over multiple adjacent ADC outputs. This amounts to computing a two-dimensional Haar wavelet transform, with no overhead in time and negligent overhead in area compared to a baseline digital imager architecture. The architecture is experimentally validated on a 0.35 micron CMOS prototype containing a bank of first-order incremental oversampling ADCs computing Haar wavelet transform on an emulated pixel array output. The architecture yields simulated computational throughput of 1.4 GMACS with SVGA imager resolution at 30 frames per second.

[1]  J.G. Harris,et al.  A novel integration of on-sensor wavelet compression for a CMOS imager , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[2]  Ralph Etienne-Cummings,et al.  Implementation of steerable spatiotemporal image filters on the focal plane , 2002 .

[3]  Eric R. Fossum,et al.  CMOS image sensors: electronic camera-on-a-chip , 1997 .

[4]  Tomaso A. Poggio,et al.  Pedestrian detection using wavelet templates , 1997, Proceedings of IEEE Computer Society Conference on Computer Vision and Pattern Recognition.

[5]  Gerald Kaiser,et al.  The fast Haar transform , 1998 .

[6]  Gert Cauwenberghs,et al.  Delta-sigma algorithmic analog-to-digital conversion , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[7]  S. Okada,et al.  Image processor capable of block-noise-free JPEG2000 compression with 30 frames/s for digital camera applications , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[8]  Richard Hornsey,et al.  CMOS image sensor camera with focal plane edge detection , 2001, Canadian Conference on Electrical and Computer Engineering 2001. Conference Proceedings (Cat. No.01TH8555).

[9]  S. Yamada,et al.  VLSI implementation of a realtime wavelet video coder , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[10]  Alexander Fish,et al.  CMOS current/voltage mode winner-take-all circuit with spatial filtering , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[11]  Larry H. Matthies,et al.  Multiresolution image sensor , 1997, IEEE Trans. Circuits Syst. Video Technol..

[12]  S. Okada,et al.  1440 /spl times/ 1080 pixel, 30 frames per second motion-JPEG 2000 codec for HD-movie transmission , 2005, IEEE Journal of Solid-State Circuits.

[13]  Zhimin Zhou,et al.  Frame-transfer CMOS active pixel sensor with pixel binning , 1997 .