A pipeline TDC module with TMC-PHX1 LSI

A new 32-channel pipeline TDC module, which implements custom-developed Time Memory Cell LSIs, has been developed for high-rate wire-chamber applications. Time resolution of the module is 300 ps r.m.s., and the time range is 6.4 /spl mu/sec. For handling data transfer and controlling the module, a 40 MHz digital signal processor is implemented in the module. Most of the control logic is implemented in two complex PLDs to achieve a density of 32 channels in a single-width, double height VME module.

[1]  Y. Arai,et al.  A VME 32 channel pipeline TDC module with TMC LSIs , 1996 .

[2]  Yasuo Arai,et al.  Time memory cell VLSI for the PHENIX drift chamber , 1997 .

[3]  Y. Arai,et al.  A time digitizer CMOS gate-array with a 250 ps time resolution , 1996, IEEE J. Solid State Circuits.

[4]  Y. Arai,et al.  A VME 32 ch pipeline TDC module with TMC LSI , 1995, 1995 IEEE Nuclear Science Symposium and Medical Imaging Conference Record.

[5]  Yasuo Arai,et al.  A 64-ch Time Memory Cell module with a DSP and a VME interface , 1994 .