Modeling data flow and control flow for high level memory management

The goal of this paper is to advocate a control flow independent modeling of data flow in applicative algorithm specifications. The model is utilized in the synthesis of ASIC architectures for real-time signal processing applications. It allows for a generalization of control flow transformations which are used to optimize the memory organization at an early stage in the synthesis trajectory. Arguments supporting the inherent amenity of this type of model for use in efficacious memory management optimization schemes will be adduced. A CAD tool is reported which extracts all information related to the model from an applicative algorithm description. Its use is demonstrated on a real-life test vehicle.<<ETX>>

[1]  Youn-Long Lin,et al.  A new integer linear programming formulation for the scheduling problem in data path synthesis , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[2]  Hugo De Man,et al.  DSP specification using the Silage language , 1990, International Conference on Acoustics, Speech, and Signal Processing.

[3]  H. de Man,et al.  Real-time regularity detection for robot vision using a customized architectural approach , 1990, IEEE International Symposium on Circuits and Systems.

[4]  Joos Vandewalle,et al.  In-place memory management of algebraic algorithms on application specific ICs , 1991, J. VLSI Signal Process..

[5]  David A. Padua,et al.  Advanced compiler optimizations for supercomputers , 1986, CACM.

[6]  C. Niessen,et al.  Synthesis of delay functions in DSP compilers , 1990, Proceedings of the European Design Automation Conference, 1990., EDAC..

[7]  Constantine D. Polychronopoulos.  Compiler Optimizations for Enhancing Parallelism and Their Impact on Architecture Design , 1988, IEEE Trans. Computers.

[8]  W.F.J. Verhaegh,et al.  Memory synthesis for high speed DSP applications , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.

[9]  E. F. Girczyc,et al.  HAL: A Multi-Paradigm Approach to Automatic Data Path Synthesis , 1986, 23rd ACM/IEEE Design Automation Conference.

[10]  Laurence A. Wolsey,et al.  Integer and Combinatorial Optimization , 1988, Wiley interscience series in discrete mathematics and optimization.

[11]  Jos Huisken,et al.  PHIDEO: a silicon compiler for high speed algorithms , 1991, Proceedings of the European Conference on Design Automation..

[12]  Hugo De Man,et al.  Compiling multi-dimensional data streams into distributed DSP ASIC memory , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.