A Temperature Tracking Read Reference Current and Write Voltage Generator for Multi-Level Phase Change Memories

[1]  Guido Torelli,et al.  Current reference scheme for multilevel phase-change memory sensing , 2011, 2011 Proceedings of the ESSCIRC (ESSCIRC).

[2]  Qi Wang,et al.  A 20nm 1.8V 8Gb PRAM with 40MB/s program bandwidth , 2012, 2012 IEEE International Solid-State Circuits Conference.

[3]  K. S. Choi,et al.  Highly productive PCRAM technology platform and full chip operation: Based on 4F2 (84nm pitch) cell scheme for 1 Gb and beyond , 2011, 2011 International Electron Devices Meeting.

[4]  A. Sebastian,et al.  Drift-resilient cell-state metric for multilevel phase-change memory , 2011, 2011 International Electron Devices Meeting.

[5]  Y. Sasago,et al.  Phase-change memory driven by poly-Si MOS transistor with low cost and high-programming gigabyte-per-second throughput , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.

[6]  Ken Takeuchi,et al.  Write voltage and read reference current generator for multi-level Ge2Sb2Te5-based phase change memories with temperature characteristics tracking , 2013, 2013 5th IEEE International Memory Workshop.

[7]  Guido Torelli,et al.  Temperature dependence of the programmed states in GST-based multilevel phase-change memories , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.

[8]  C. Hagleitner,et al.  Device, circuit and system-level analysis of noise in multi-bit phase-change memory , 2010, 2010 International Electron Devices Meeting.

[9]  S.W. Nam,et al.  High performance PRAM cell scalable to sub-20nm technology with below 4F2 cell size, extendable to DRAM applications , 2010, 2010 Symposium on VLSI Technology.

[10]  P. Zuliani,et al.  Phase Change Memory technology for embedded non volatile memory applications for 90nm and beyond , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[11]  Duane Mills,et al.  A 45nm 1Gb 1.8V phase-change memory , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[12]  Roberto Bez,et al.  A 90nm 4Mb embedded phase-change memory with 1.2V 12ns read access time and 1MB/s write throughput , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[13]  Dae-Hwan Kang,et al.  Investigation of the optical and electronic properties of Ge2Sb2Te5 phase change material in its amorphous, cubic, and hexagonal phases , 2005 .

[14]  Y. Sasago,et al.  Cross-point phase change memory with 4F2 cell size driven by low-contact-resistivity poly-Si diode , 2006, 2009 Symposium on VLSI Technology.

[15]  Roberto Bez,et al.  Chalcogenide PCM: a memory technology for next decade , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[16]  N. Righos,et al.  A stackable cross point Phase Change Memory , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[17]  Ken Takeuchi,et al.  An integrated variable positive/negative temperature coefficient read reference generator for MLC PCM/NAND Hybrid 3D SSD , 2012, 2012 IEEE Asian Solid State Circuits Conference (A-SSCC).