High-performance parallel addition using hybrid wave-pipelining

Pipelining digital systems has been shown to provide significant performance gains over non-pipelined systems and remains a standard in microprocessor design. The desire for increased performance has seen a push for deeper pipelines, as well as the introduction of pipelining schemes such as wave-pipelining and hybrid wave-pipelining. In this paper we present a hybrid wave-pipelined parallel adder that operates at 1.79 GHz, 42% performance improvement compared to that of a superpipelined adder. The simulations have been performed using a modest 0.25 mum technology. The three stage hybrid wave-pipelined parallel adder sustains a total of 8 unrelated data waves within the pipe. Another performance benefit achieved by using the hybrid wave-pipelining scheme is the lessening of delays associated with clock skew and clock distribution

[1]  Yong-Bin Kim,et al.  Automating wave-pipelined circuit design , 2003, IEEE Design & Test of Computers.

[2]  Chung-Hsun Huang,et al.  The CMOS carry-forward adders , 2004 .

[3]  José G. Delgado-Frias,et al.  A hybrid wave pipelined network router , 2002 .

[4]  Vojin G. Oklobdzija,et al.  Delay optimization of carry-skip adders and block carry-lookahead adders , 1991, [1991] Proceedings 10th IEEE Symposium on Computer Arithmetic.

[5]  R. Stephenson.  A and V , 1962, The British journal of ophthalmology.

[6]  Wentai Liu,et al.  Timing constraints for wave-pipelined systems , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  V. Sukumar,et al.  Design of a pipelined adder using skew tolerant domino logic in a 0.35 /spl mu/m TSMC process , 2004, 2004 IEEE Workshop on Microelectronics and Electron Devices.

[8]  Giovanni De Micheli,et al.  Designing high-performance digital circuits using wave pipelining: algorithms and practical experiences , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Kamran Eshraghian,et al.  Principles of CMOS VLSI Design: A Systems Perspective , 1985 .

[10]  H. T. Kung,et al.  A Regular Layout for Parallel Adders , 1982, IEEE Transactions on Computers.

[11]  José G. Delgado-Frias,et al.  A wave-pipelined CMOS associate router for communication switches , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[12]  W. Liu,et al.  Wave-pipelining: a tutorial and research survey , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[13]  Lee-Sup Kim,et al.  64-bit carry-select adder with reduced area , 2001 .

[14]  Ralph K. Cavin,et al.  A 250-MHz wave pipelined adder in 2-/spl mu/m CMOS , 1994 .

[15]  Neil Weste,et al.  Principles of CMOS VLSI Design , 1985 .

[16]  Lee-Sup Kim,et al.  A 1.67 GHz 32-bit pipelined carry-select adder using the complementary scheme , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[17]  Wentai Liu,et al.  Wave Pipelining: Theory and CMOS Implementation , 1993 .