Parallel algorithms for VLSI layout