Design of a high-performance IIR digital filter chip

The design of a novel high-performance IIR digital filter chip is presented. The chip has been implemented using 1.5 mu m double-layer metal CMOS technology. The filter chip operates on an 11-bit two's-complement input data, a 12-bit two's-complement coefficient word and produces a two's-complement 14-bit output. The main component of the chip is a fine grained systolic array architecture that internally is based on a signed binary number representation (SBNR). In the paper, the design of the internal array is discussed along with the circuitry necessary to convert data from SBNR to a two's-complement representation. Other important design issues, such as testing and clock distribution, are also addressed.

[1]  Jack Sklansky,et al.  Conditional-Sum Addition Logic , 1960, IRE Trans. Electron. Comput..

[2]  Thomas W. Williams,et al.  A logic design structure for LSI testability , 1977, DAC '77.

[3]  W. R. Moore,et al.  A computational approach to testing regular arrays , 1990 .

[4]  Edward J. McCluskey,et al.  Logic design principles - with emphasis on testable semicustom circuits , 1986, Prentice Hall series in computer engineering.

[5]  Roger Woods,et al.  Pipelined two-port adaptor for wave digital filtering , 1990, International Conference on Acoustics, Speech, and Signal Processing.

[6]  S. C. Knowles,et al.  Bit-level systolic arrays for IIR filtering , 1988, [1988] Proceedings. International Conference on Systolic Arrays.

[7]  Keshab K. Parhi,et al.  BLOCK DIGITAL FILTERING VIA INCREMENTAL BLOCK-STATE STRUCTURE. , 1987 .

[8]  John G. McWhirter,et al.  Bit-Level systolic architectures for high performance IIR filtering , 1989, J. VLSI Signal Process..

[9]  Tomás Lang,et al.  On-the-Fly Conversion of Redundant into Conventional Representations , 1987, IEEE Transactions on Computers.

[10]  P. Cappello.  Towards an FIR filter tissue , 1985, ICASSP '85. IEEE International Conference on Acoustics, Speech, and Signal Processing.

[11]  John V. McCanny,et al.  Systolic and Wavefront Arrays , 1987 .

[12]  Kai Hwang,et al.  Computer arithmetic: Principles, architecture, and design , 1979 .

[13]  Fabrizio Lombardi,et al.  A compared evaluation of classes of reconfiguration strategies for fault tolerance in VLSI array processor architectures , 1990 .