FPGA based implementation of a Hopfield neural network for solving constraint satisfaction problems

The paper discusses the implementation of Hopfield neural networks for solving constraint satisfaction problems using field programmable gate arrays (FPGAs). It discusses techniques for formulating such problems as discrete neural networks, and then it describes the N-Queen problem using this formulation. A prototype implementation of a number of different N-Queen problems is described and results are presented that illustrate that a speedup of up to 3 orders of magnitude is possible using current FPGA devices.

[1]  H.P. Graf,et al.  A reconfigurable CMOS neural network , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[2]  David Abramson,et al.  A very high speed architecture for simulated annealing , 1992, Computer.

[3]  Klaas Hoen,et al.  A high-speed analog neural processor , 1994, IEEE Micro.

[4]  Y. Arima,et al.  A 336-neuron 28k-synapse Self-learning Neural Network Chip With Branch-neuron-unit Architecture , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  Kate A. Smith,et al.  Neural Networks for Combinatorial Optimization: a Review of More Than a Decade of Research , 1999 .

[6]  Marimuthu Palaniswami,et al.  Performance evaluation of a RISC neuro-processor for neural networks , 1996, Proceedings of 3rd International Conference on High Performance Computing (HiPC).

[7]  S. Jones,et al.  Learning in systolic neural network engines , 1993, [1993] Proceedings of the Twenty-sixth Hawaii International Conference on System Sciences.

[8]  J J Hopfield,et al.  Neural networks and physical systems with emergent collective computational abilities. , 1982, Proceedings of the National Academy of Sciences of the United States of America.

[9]  Marcus Randall,et al.  FPGA based custom computing machines for irregular problems , 1998, Proceedings 1998 Fourth International Symposium on High-Performance Computer Architecture.

[10]  Marimuthu Palaniswami,et al.  Static and Dynamic Channel Assignment Using Neural Networks , 1997, IEEE J. Sel. Areas Commun..

[11]  Marimuthu Palaniswami,et al.  Neural techniques for combinatorial optimization with applications , 1998, IEEE Trans. Neural Networks.

[12]  Michel Verleysen,et al.  An analog processor architecture for a neural network classifier , 1994, IEEE Micro.

[13]  J.M. Moreno,et al.  An analog systolic neural processing architecture , 1994, IEEE Micro.

[14]  Lawrence D. Jackel,et al.  Hardware requirements for neural network pattern classifiers: a case study and implementation , 1992, IEEE Micro.

[15]  Duncan A. Buell,et al.  Splash 2 - FPGAs in a custom computing machine , 1996 .

[16]  J J Hopfield,et al.  Neurons with graded response have collective computational properties like those of two-state neurons. , 1984, Proceedings of the National Academy of Sciences of the United States of America.