A Digital Frequency Synthesizer for Cognitive Radio Spectrum Sensing Applications

This paper presents a wideband digital frequency synthesizer architecture targeted for spectrum sensing applications. The proposed frequency synthesizer architecture is based on digital period synthesis (DPS), which inherently can achieve a wide operational bandwidth, extremely high-frequency resolution, and an instantaneous settling time with low power and area consumption. The performance of DPS and its fundamental limitations are analyzed in this paper. The frequency synthesizer was implemented in a 65-nm CMOS process and it occupies an active area of 0.12 mm2 . The frequency range of the synthesizer is from 0.1 to 4.267 GHz with a frequency resolution of 0.025-5.38 Hz. In this frequency range, the power consumption is between 3.6-8.4 mW.

[1]  H. Vincent Poor,et al.  Spectrum Sensing in Cognitive Radios Based on Multiple Cyclic Frequencies , 2007, 2007 2nd International Conference on Cognitive Radio Oriented Wireless Networks and Communications.

[2]  Saska Lindfors,et al.  A Digital Frequency Synthesizer for Cognitive Radio Spectrum Sensing Applications , 2010 .

[3]  B.M. Helal,et al.  A Highly Digital MDLL-Based Clock Multiplier That Leverages a Self-Scrambling Time-to-Digital Converter to Achieve Subpicosecond Jitter Performance , 2008, IEEE Journal of Solid-State Circuits.

[4]  Yvon Savaria,et al.  A direct digital period synthesis circuit , 2002, IEEE J. Solid State Circuits.

[5]  Marko Kosunen,et al.  Implementation of Cyclostationary Feature Detector for Cognitive Radios , 2009, 2009 4th International Conference on Cognitive Radio Oriented Wireless Networks and Communications.

[6]  Liming Xiu,et al.  An architecture of high-performance frequency and phase synthesis , 2000, IEEE Journal of Solid-State Circuits.

[7]  Xueyang Geng,et al.  A 5 GHz direct digital synthesizer MMIC with direct modulation and spur randomization , 2009, 2009 IEEE Radio Frequency Integrated Circuits Symposium.

[8]  K. Muhammad,et al.  All-digital PLL and transmitter for mobile phones , 2005, IEEE Journal of Solid-State Circuits.

[9]  K. Kimura,et al.  Frequency mixer with a frequency doubler for integrated circuits , 1994 .

[10]  Pascal Philippe,et al.  Multimode clock generation using delay-locked loop , 2003 .

[11]  D.M.W. Leenaerts,et al.  A fast-hopping single-PLL 3-band MB-OFDM UWB synthesizer , 2006, IEEE Journal of Solid-State Circuits.

[12]  Hong-June Park,et al.  A 3Gb/s 8b single-ended transceiver for 4-drop DRAM interface with digital calibration of equalization skew and offset coefficients , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[13]  Simon Haykin,et al.  Cognitive radio: brain-empowered wireless communications , 2005, IEEE Journal on Selected Areas in Communications.

[14]  J. Graffeuil,et al.  A 6-GHz Low-Power BiCMOS SiGe:C 0.25 $\mu$ m Direct Digital Synthesizer , 2008, IEEE Microwave and Wireless Components Letters.