VERTEX: VERification of Transistor-level circuits based on model EXtraction
暂无分享,去创建一个
[1] Fumihiro Maruyama. Hardware Verification , 1985, Computer.
[2] Randal E. Bryant,et al. Boolean Analysis of MOS Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[3] Edmund M. Clarke,et al. Automatic Verification of Sequential Circuits Using Temporal Logic , 1986, IEEE Transactions on Computers.
[4] Randal E. Bryant,et al. Efficient implementation of a BDD package , 1991, DAC '90.
[5] Randal E. Bryant,et al. Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.
[6] Olivier Coudert,et al. A unified framework for the formal verification of sequential circuits , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[7] Robert K. Brayton,et al. Implicit state enumeration of finite state machines using BDD's , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[8] Olivier Coudert,et al. Verification of Synchronous Sequential Machines Based on Symbolic Execution , 1989, Automatic Verification Methods for Finite State Systems.
[9] Frederick C. Hennie,et al. Finite-state Models for Logical Machines , 1968 .
[10] Randal E. Bryant,et al. Symbolic Verification of MOS Circuits , 1985 .