Software profiling for an FPGA-based CPU core.

[1]  Dominic A. Varley,et al.  Practical experience of the limitations of gprof , 1993, Softw. Pract. Exp..

[2]  Cal Erickson.  Memory leak detection in C , 2003 .

[3]  Brinkley Sprunt,et al.  The Basics of Performance-Monitoring Hardware , 2002, IEEE Micro.

[4]  Frank Vahid,et al.  Frequent loop detection using efficient non-intrusive on-chip hardware , 2003, CASES '03.

[5]  Wayne H. Wolf.  A Decade of Hardware/Software Codesign , 2003, Computer.

[6]  Frank Vahid,et al.  A fast on-chip profiler memory , 2002, DAC '02.

[7]  Frank Vahid,et al.  A quantitative analysis of the speedup factors of FPGAs over processors , 2004, FPGA '04.

[8]  K. Keutzer,et al.  System-level design: orthogonalization of concerns andplatform-based design , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Frank Vahid,et al.  A study of the speedups and competitiveness of FPGA soft processor cores using dynamic hardware/software partitioning , 2005, Design, Automation and Test in Europe.

[10]  Lesley Shannon,et al.  Using reconfigurability to achieve real-time profiling for hardware/software codesign , 2004, FPGA '04.

[11]  Mohammed A. S. Khalid,et al.  Soft-Core Processors for Embedded Systems , 2006, 2006 International Conference on Microelectronics.

[12]  Martin K. Purvis,et al.  Hardware/software codesign: a perspective , 1991, [1991 Proceedings] 13th International Conference on Software Engineering.

[13]  Giovanni De Micheli,et al.  Hardware-software cosynthesis for digital systems , 1993, IEEE Design & Test of Computers.

[14]  Stephen Dean Brown,et al.  Experiences with soft-core processor design , 2005, 19th IEEE International Parallel and Distributed Processing Symposium.

[15]  Lesley Shannon,et al.  Maximizing system performance: using reconfigurability to monitor system communications , 2004, Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921).