论文信息 - An integrated reset / pulse pile-up rejection circuit for pixel readout ASIC's

An integrated reset / pulse pile-up rejection circuit for pixel readout ASIC's

We present a compact and low power integrated circuit designed to control the reset and performs the pulse pile-up rejection in multi-channel spectroscopic-grade ASIC's. The circuit has been implemented in 0.35 mum CMOS technology with an area of 60times80 mum2 and null static power consumption. These features makes this circuit suitable to be embedded into the front-end readout cells for spectroscopy/imaging X and gamma ray pixel detectors.

[1] Bradley,et al. An 8x8 pixel array IC for X-ray spectroscopy , 2001 .

[2] L. Fabris,et al. Optimization of front-end design in imaging and spectrometry applications with room temperature semiconductor detectors , 2001, 2001 IEEE Nuclear Science Symposium Conference Record (Cat. No.01CH37310).

[3] Paul O'Connor,et al. A generation of CMOS readout ASICs for CZT detectors , 1999 .

[4] K. Hurley,et al. Preliminary test results of pixel detectors developed for the All-sky X-ray and Gamma-ray Astronomy Monitor (AXGAM) , 1999, 1999 IEEE Nuclear Science Symposium. Conference Record. 1999 Nuclear Science Symposium and Medical Imaging Conference (Cat. No.99CH37019).

[5] B. Krieger,et al. An 8/spl times/8 pixel IC for X-ray spectroscopy , 2001 .

[6] P. F. Manfredi,et al. Optimization of front-end design in imaging and spectrometry applications with room temperature semiconductor detectors , 2001 .

[7] Aleksey E. Bolotnikov,et al. High resolution CdZnTe pixel detectors with VLSI readout , 1999 .