A 2.7 Gcps and 7-Multiplexing CDMA Serial Communication Chip for Real-Time Robot Control with Multiprocessors
暂无分享,去创建一个
[1] Zhiwei Xu,et al. A 2.7 Gb/s CDMA-interconnect transceiver chip set with multi-level signal data recovery for re-configurable VLSI systems , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[2] Atsushi Iwata,et al. Merged Analog-Digital Circuits Using Pulse Modulation for Intelligent SoC Applications , 2001 .
[3] Atsushi Iwata,et al. A 2.7 Gcps and 7-Multiplexing CDMA Serial Communication Chip Using Two-Step Synchronization Technique , 2005, IEICE Trans. Electron..
[4] Atsushi Iwata,et al. CDMA Communication Chips for Highly Flexible Robot Brain , 2004 .
[5] T. Matsuoka,et al. DS-CDMA wired bus with simple interconnection topology for parallel processing system LSIs , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).
[6] M. Sasaki,et al. A 2Gbps and 7-multiplexing CDMA serial receiver chip for highly flexible robot control system , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).