A novel CMOS double-edge triggered flip-flop for low-power applications
暂无分享,去创建一个
[1] P. Varma,et al. A MOS approach to CMOS DET flip-flop design , 2002 .
[2] Angela Arapoyanni,et al. A high-performance low-power static differential double edge-triggered flip-flop , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).
[3] Kawaguchi,et al. A Reduced Clock-swing Flip-flop (RCSFF) For 63% Clock Power Reduction , 1997, Symposium 1997 on VLSI Circuits.
[4] Milos D. Ercegovac,et al. A novel CMOS implementation of double-edge-triggered flip-flops , 1990 .
[5] T. A. Johnson,et al. A single latch, high speed double-edge triggered flip-flop (DETFF) , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).
[6] Young-Su Kwon,et al. A new single-clock flip-flop for half-swing clocking , 1999, Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198).
[7] Hiroshi Kawaguchi,et al. A reduced clock-swing flip-flop (RCSFF) for 63% power reduction , 1998, IEEE J. Solid State Circuits.
[8] Sung-Mo Kang,et al. A low-swing clock double-edge triggered flip-flop , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).