论文信息 - A Study on the Low Power Algorithm for a Task

A Study on the Low Power Algorithm for a Task

Abstract ! " # $ % # & # #$' % # ' #( % ! # Keywords : power consumption, Low power, Task, The Life time, The number of call ※ 교신저자(Corresponding Author): Kim, Jae Jin접수일:2013년 02월 26일, 수정일:2013년 03월 13일완료일:2013년 03월 25일* 강동대학교 신재생에너지과Tel: +82-43-879-3374, Fax: +82-43-879-3374email: dkimjj@gangdong.ac.kr▣ 2012학년도 강동대학교 교내학술연구비 지원으로

Jae-Jin Kim

[1] Choong-Mo Youn,et al. A Study of FPGA Algorithm for consider the Power Consumption , 2012 .

[2] Anantha P. Chandrakasan,et al. Low Power Digital CMOS Design , 1995 .

[3] Mircea R. Stan,et al. Challenges in clockgating for a low power ASIC methodology , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[4] Trevor N. Mudge,et al. Power: A First-Class Architectural Design Constraint , 2001, Computer.

[5] Luca Benini,et al. A scalable algorithm for RTL insertion of gated clocks based on ODCs computation , 2005 .