Deriving Logic Systems for Path Delay Test Generation

We present an algorithm to derive logic systems for various classes of path delay test problems. In these logic systems, the value of a signal represents the relevant conditions that occur during a set of consecutively applied vectors. Starting from a set of basic values for valid signals at primary inputs, a state transition graph is constructed to enumerate all possible signal states relevant to path activation that are reachable by Boolean operations. These states include all incompletely specified states, composed as combinations of basic values. A distinguishability analysis then finds all state-pairs that need to be distinguished during test generation. The final step minimizes the number of states. For forward and backward implications of test generation in combinational or sequential circuits, the procedure provides optimal logic systems. We define optimality as the smallest set of logic states that provides the least possible ambiguity in implications. Thus, an optimal set of logic states will minimize the number of backtracks in test generation. A 10-valued logic described in the literature is found to be optimal for generating tests for single path delay faults. Other problems addressed in this paper include compact test generation through activation of many single path delay faults, test generation for rated-clock test application, and test generation for multiple path delay faults. The limitations and capabilities of various logic systems are illustrated by examples.

[1]  Kwang-Ting Cheng,et al.  Delay testing for non-robust untestable circuits , 1993, Proceedings of IEEE International Test Conference - (ITC).

[2]  Vishwani D. Agrawal,et al.  On variable clock methods for path delay testing of sequential circuits , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Jeffrey D. Ullman,et al.  Introduction to Automata Theory, Languages and Computation , 1979 .

[4]  Vishwani D. Agrawal,et al.  Classification and Test Generation for Path-Delay Faults Using Single Struck-at Fault Tests , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[5]  Kwang-Ting Cheng,et al.  Generation of high quality tests for functional sensitizable paths , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[6]  K. Antreich,et al.  Fast test pattern generation for all path delay faults considering various test classes , 1993, Proceedings ETC 93 Third European Test Conference.

[7]  Vishwani D. Agrawal,et al.  A transitive closure algorithm for test generation , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Sudhakar M. Reddy,et al.  On Delay Fault Testing in Logic Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Michael H. Schulz,et al.  Advanced automatic test pattern generation techniques for path delay faults , 1989, [1989] The Nineteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[10]  Dominik Stoffel,et al.  Reasoning in Boolean Networks - Logic Synthesis and Verification Using Testing Techniques , 1997, Frontiers in electronic testing.

[11]  Vishwani D. Agrawal,et al.  Classification and Test Generation for Path-Delay Faults Using Single Struck-at Fault Tests , 1997, J. Electron. Test..

[12]  John P. Hayes,et al.  Uncertainty, Energy, and Multiple-Valued Logics , 1986, IEEE Transactions on Computers.

[13]  Michael H. Schulz,et al.  Improved deterministic test pattern generation with applications to redundancy identification , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Premachandran R. Menon,et al.  Synthesis of Delay-Verifiable Combinational Circuits , 1995, IEEE Trans. Computers.

[15]  Soumitra Bose,et al.  A rated-clock test method for path delay faults , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[16]  Michael Pabst,et al.  RESIST: a recursive test pattern generation algorithm for path delay faults , 1994, EURO-DAC '94.

[17]  Vishwani D. Agrawal,et al.  Path delay fault simulation algorithms for sequential circuits , 1992, Proceedings First Asian Test Symposium (ATS `92).

[18]  Soumitra Bose,et al.  Path delay fault simulation of sequential circuits , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[19]  Michael H. Schulz,et al.  SOCRATES: a highly efficient automatic test pattern generation system , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  Gordon L. Smith,et al.  Model for Delay Faults Based upon Paths , 1985, ITC.

[21]  Vishwani D. Agrawal,et al.  Logic systems for path delay test generation , 1993, Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference.

[22]  Michael H. Schulz,et al.  DYNAMITE: an efficient automatic test pattern generation system for path delay faults , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[23]  Soumitra Bose,et al.  Generation of compact delay tests by multiple path activation , 1993, Proceedings of IEEE International Test Conference - (ITC).

[24]  J. Paul Roth,et al.  Diagnosis of automata failures: a calculus and a method , 1966 .

[25]  Vishwani D. Agrawal,et al.  Delay fault models and test generation for random logic sequential circuits , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[26]  Janak H. Patel,et al.  New techniques to verify timing correctness of integrated circuits , 1998 .

[27]  Soumitra Bose Testing for path delay faults in synchronous digital circuits , 1996 .

[28]  Sandeep K. Gupta,et al.  A Simulator for At-Speed Robust Testing of Path Delay Faults in Combinational Circuits , 1996, IEEE Trans. Computers.

[29]  Soumitra Bose,et al.  The optimistic update theorem for path delay testing in sequential circuits , 1993, J. Electron. Test..

[30]  Alfred V. Aho,et al.  The Design and Analysis of Computer Algorithms , 1974 .