Analysis and modeling of a family of two-transistor parallel inverters

A family of five static dc-to-square-wave inverters, each employing a square-loop magnetic core in conjunction with two switching transistors, is analyzed using piecewise linear models for the nonlinear characteristics of the transistors, diodes, and saturable-core devices. Four of the inverters are analyzed in detail for the first time. These analyses show that, by proper choice of a frame of reference, each of the five quite differently appearing inverter circuits can be described by a common equivalent circuit. This equivalent circuit consists of a five-segment nonlinear resistor, a nonlinear saturable reactor, and a linear capacitor. Thus, by proper interpretation and identification of the parameters in the different circuits, the results of a detailed solution for one of the inverter circuits provide similar information and insight into the local and global behavior of each inverter in the family.

[1]  G. H. Royer A switching transistor D-C to A-C converter having an output frequency proportional to the D-C input voltage , 1955, Transactions of the American Institute of Electrical Engineers, Part I: Communication and Electronics.

[2]  Thomas G. Wilson,et al.  Analysis of Limit Cycles in a Two-Transistor Saturable-Core Parallel Inverter , 1973, IEEE Transactions on Aerospace and Electronic Systems.

[3]  J. Jensen An Improved Square-Wave Oscillator Circuit , 1957 .

[4]  E. T. Moore,et al.  Inverter for use with very low input voltages , 1964, IEEE Transactions on Communication and Electronics.