Chip Surface Damage Induced by Internal Stress of Lead–ON–Chip (Loc) Packages