Self-Timed Techniques for Low-Power Digital Arithmetic in GaAs VLSI
暂无分享,去创建一个
[1] Kjell Jeppson. Comments on the metastable behavior of mismatched CMOS latches , 1996 .
[2] Lihua Xie,et al. On designing controllers for a class of uncertain sampled-data nonlinear systems , 1993 .
[3] N. R. Poole. Self-timed logic circuits , 1994 .
[4] D. A. Pucknell. Event-driven logic (EDL) approach to digital systems representation and related design processes , 1993 .
[5] Roberto Sarmiento,et al. Low Power Methodologies for GaAs Asynchronous Systems , 1998 .
[6] Andrzej Napieralski,et al. Mixed design of integrated circuits and systems , 1998 .
[7] Roberto Sarmiento,et al. Efficient design of gallium arsenide Muller-C element , 1997 .
[8] Gilbert Wolrich,et al. A 300-MHz 64-b quad-issue CMOS RISC microprocessor , 1995 .
[9] Derek Abbott,et al. GaAs pseudodynamic latched logic for high performance processor cores , 1997 .