28V ESD clamp in CMOS 40nm process
暂无分享,去创建一个
[1] T. Smedes,et al. ESD protection for high-voltage CMOS technologies , 2006, 2006 Electrical Overstress/Electrostatic Discharge Symposium.
[2] G. Notermans,et al. Pitfalls when correlating TLP, HBM and MM testing , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).
[3] Bert Serneels,et al. Protection of a 3.3V domain and switchable 1.8V/3.3V I/O in a 40nm pure 1.8V process , 2011, EOS/ESD Symposium Proceedings.
[4] Chun-Yu Lin,et al. ESD protection consideration in nanoscale CMOS technology , 2011, 2011 11th IEEE International Conference on Nanotechnology.
[5] Ming-Hsiang Song,et al. Gate-driven 3.3V ESD clamp using 1.8V transistors , 2011, 2011 IEEE International Conference on IC Design & Technology.