Design verification by concurrent simulation and automatic comparison
暂无分享,去创建一个
[1] David C. Luckham,et al. Validating discrete event simulations using event pattern mappings , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.
[2] Kiyoung Choi,et al. VHDL simulation acceleration using specialized functions , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.
[3] Kiyoung Choi,et al. Efficient VLSI architecture for lossless data compression , 1995 .
[4] Alec G. Stanculescu,et al. Verification of VHDL designs using VAL , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..
[5] Michael Yoeli. Formal Verification of Hardware Design , 1990 .