Scheduling designs into a time-multiplexed FPGA
暂无分享,去创建一个
[1] Daniel D. Gajski,et al. High ― Level Synthesis: Introduction to Chip and System Design , 1992 .
[2] Ernest S. Kuh,et al. Performance-Oriented Fully Routable Dynamic Architecture for a Field , 1993 .
[3] Kamal Chaudhary,et al. Performance-oriented fully routable dynamic architecture for a field programmable logic dervice , 1993 .
[4] Malgorzata Marek-Sadowska,et al. Buffer minimization and time-multiplexed I/O on dynamically reconfigurable FPGAs , 1997, FPGA '97.
[5] Steven Trimberger,et al. A time-multiplexed FPGA , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).