A Time-Triggered Network-on-Chip
暂无分享,去创建一个
[1] Martin Schoeberl,et al. JOP: A Java Optimized Processor for Embedded Real-Time Systems , 2008 .
[2] H. Peter Hofstee,et al. Power efficient processor architecture and the cell processor , 2005, 11th International Symposium on High-Performance Computer Architecture.
[3] Martin Schoeberl. Java Technology in an FPGA , 2004, FPL.
[4] Hermann Kopetz,et al. The time-triggered Ethernet (TTE) design , 2005, Eighth IEEE International Symposium on Object-Oriented Real-Time Distributed Computing (ISORC'05).
[5] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[6] Hermann Kopetz,et al. A Time-Triggered Ethernet (TTE) Switch , 2006, Proceedings of the Design Automation & Test in Europe Conference.
[7] Wilfried Elmenreich,et al. A universal smart transducer interface: TTP/A , 2000, Proceedings Third IEEE International Symposium on Object-Oriented Real-Time Distributed Computing (ISORC 2000) (Cat. No. PR00607).
[8] Brent Nelson,et al. PNoC: a flexible circuit-switched NoC for FPGA-based systems , 2006 .
[9] Tobias Bjerregaard,et al. A survey of research and practices of Network-on-chip , 2006, CSUR.
[10] H. Peter Hofstee,et al. Introduction to the Cell multiprocessor , 2005, IBM J. Res. Dev..
[11] Jiri Gaisler. A portable and fault-tolerant microprocessor based on the SPARC v8 architecture , 2002, Proceedings International Conference on Dependable Systems and Networks.
[12] Hermann Kopetz,et al. TTP - A time-triggered protocol for fault-tolerant real-time systems , 1993, FTCS-23 The Twenty-Third International Symposium on Fault-Tolerant Computing.
[13] Hermann Kopetz,et al. The time-triggered architecture , 1998, Proceedings First International Symposium on Object-Oriented Real-Time Distributed Computing (ISORC '98).
[14] Hoyt Lougee,et al. SOFTWARE CONSIDERATIONS IN AIRBORNE SYSTEMS AND EQUIPMENT CERTIFICATION , 2001 .
[15] Fabrizio Petrini,et al. Cell Multiprocessor Communication Network: Built for Speed , 2006, IEEE Micro.