Testing 3D chips containing through-silicon vias

Today's miniaturization and performance requirements result in the usage of high-density integration and packaging technologies, such as 3D Stacked ICs (3D-SICs) based on Through-Silicon Vias (TSVs). Due to their advanced manufacturing processes and physical access limitations, the complexity and cost associated with testing this type of 3D-SICs are considered major challenges. This Embedded Tutorial provides an overview of the manufacturing steps of TSV-based 3D chips and their associated test challenges. It discusses the necessary flows for wafer-level and package-level tests, the challenges with respect to test contents and wafer-level probe access, and the on-chip DfT infrastructure required for 3D-SICs.

[1]  Nilanjan Mukherjee,et al.  Embedded deterministic test , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Bart Swinnen,et al.  3D System Integration Technologies , 2007, ICICDT 2007.

[3]  Xiaoxia Wu,et al.  Test-Access Solutions for Three-Dimensional SOCs , 2008, 2008 IEEE International Test Conference.

[4]  A. Chandrakasan,et al.  Design tools for 3-D integrated circuits , 2003, Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003..

[5]  William H. Kautz,et al.  Testing for Faults in Wiring Networks , 1974, IEEE Transactions on Computers.

[6]  Martin Burtscher,et al.  Bridging the processor-memory performance gap with 3D IC technology , 2005, IEEE Design & Test of Computers.

[7]  A. Jourdain,et al.  Through-silicon via and die stacking technologies for microsystems-integration , 2008, 2008 IEEE International Electron Devices Meeting.

[8]  Prabhakar Goel,et al.  Electronic Chip-In-Place Test , 1982, DAC 1982.

[9]  T. Kuwata,et al.  Design and measurements of test element group wafer thinned to 10 /spl mu/m for 3D system in package , 2004, Proceedings of the 2004 International Conference on Microelectronic Test Structures (IEEE Cat. No.04CH37516).

[10]  Y. Zorian.  A structured testability approach for multi-chip modules based on BIST and boundary-scan , 1994 .

[11]  Xiaoxia Wu,et al.  Scan chain design for three-dimensional integrated circuits (3D ICs) , 2007, 2007 25th International Conference on Computer Design.

[12]  Erik Jan Marinissen,et al.  Minimizing pattern count for interconnect test under a ground bounce constraint , 2003, IEEE Design & Test of Computers.

[13]  S. Das,et al.  Fabrication technologies for three-dimensional integrated circuits , 2002, Proceedings International Symposium on Quality Electronic Design.

[14]  Yervant Zorian.  Multi-chip module test strategies , 1997 .

[15]  Mark Nakamoto,et al.  Impact of thinning and packaging on a deep submicron CMOS product , 2009 .

[16]  Yervant Zorian,et al.  Testing Embedded-Core-Based System Chips , 1999, Computer.

[17]  Erik Jan Marinissen,et al.  The Role of Test Protocols in Automated Test Generation for Embedded-Core-Based System ICs , 2002, J. Electron. Test..

[18]  Kaustav Banerjee,et al.  3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration , 2001, Proc. IEEE.

[19]  Sandip Halder,et al.  Post-dicing particle control for 3D stacked IC integration flows , 2009, 2009 59th Electronic Components and Technology Conference.

[20]  Young-Hyun Jun,et al.  8 Gb 3-D DDR3 DRAM Using Through-Silicon-Via Technology , 2009, IEEE Journal of Solid-State Circuits.

[21]  B. Swinnen.  3D technologies: Requiring more than 3 dimensions from concept to product , 2009, 2009 IEEE International Interconnect Technology Conference.

[22]  J. Joyner,et al.  Opportunities for reduced power dissipation using three-dimensional integration , 2002, Proceedings of the IEEE 2002 International Interconnect Technology Conference (Cat. No.02EX519).

[23]  Eric Beyne,et al.  Electrically yielding Collective Hybrid Bonding for 3D stacking of ICs , 2009, 2009 59th Electronic Components and Technology Conference.

[24]  A. Jourdain,et al.  3D stacked IC demonstration using a through Silicon Via First approach , 2008, 2008 IEEE International Electron Devices Meeting.

[25]  So-Ra Kim,et al.  8Gb 3D DDR3 DRAM using through-silicon-via technology , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[26]  E. Beyne,et al.  3D integration by Cu-Cu thermo-compression bonding of extremely thinned bulk-Si die containing 10 μm pitch through-Si vias , 2006, 2006 International Electron Devices Meeting.

[27]  Bryan Black,et al.  3D processing technology and its impact on iA32 microprocessors , 2004, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..

[28]  Hannu Tenhunen,et al.  Extending systems-on-chip to the third dimension: performance, cost and technological tradeoffs , 2007, ICCAD 2007.

[29]  John P. Hayes,et al.  Contactless testing: Possibility or pipe-dream? , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[30]  Yervant Zorian,et al.  An Effective Multi-Chip BIST Scheme , 1997, J. Electron. Test..

[31]  Erik Jan Marinissen,et al.  Test Data Volume Comparison: Monolithic vs. Modular SoC Testing , 2009, IEEE Design & Test of Computers.

[32]  Erik Jan Marinissen,et al.  SOC test architecture design for efficient utilization of test bandwidth , 2003, TODE.

[33]  Harald P. E. Vranken,et al.  Enhanced Reduced Pin-Count Test for Full-Scan Design , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[34]  Paul Wagner,et al.  INTERCONNECT TESTING WITH BOUNDARY SCAN , 1987 .

[35]  Francisco da Silva,et al.  The Core Test Wrapper Handbook : Rationale and Application of IEEE Std. 1500 (Frontiers in Electronic Testing) , 2006 .

[36]  C. Sharbono,et al.  Factors affecting copper filling process within high aspect ratio deep vias for 3D chip stacking , 2006, 56th Electronic Components and Technology Conference 2006.

[37]  B. Dang,et al.  3D silicon integration , 2008, 2008 58th Electronic Components and Technology Conference.

[38]  Lin Fu,et al.  High throughput non-contact SiP testing , 2007, 2007 IEEE International Test Conference.

[39]  W. R. Mann,et al.  The leading edge of production wafer probe test technology , 2004 .

[40]  Anantha Chandrakasan,et al.  Three-dimensional integrated circuits: performance, design methodology, and CAD tools , 2003, IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings..

[41]  Eric Beyne,et al.  Impact of 3D design choices on manufacturing cost , 2009, 2009 IEEE International Conference on 3D System Integration.

[42]  Yuan Xie,et al.  Processor Design in 3D Die-Stacking Technologies , 2007, IEEE Micro.

[43]  Qiang Xu,et al.  Test architecture design and optimization for three-dimensional SoCs , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[44]  Robert S. Patti,et al.  Three-Dimensional Integrated Circuits and the Future of System-on-Chip Designs , 2006, Proceedings of the IEEE.

[45]  Xiaoxia Wu,et al.  Test-access mechanism optimization for core-based three-dimensional SOCs , 2008, 2008 IEEE International Conference on Computer Design.

[46]  Rohit Kapur.  CTL for Test Information of Digital ICS , 2002 .