The Chimaera reconfigurable functional unit

By strictly separating reconfigurable logic from the host processor, current custom computing systems suffer from a significant communication bottleneck. In this paper, we describe Chimaera, a system that overcomes the communication bottleneck by integrating reconfigurable logic into the host processor itself. With direct access to the host processor's register file, the system enables the creation of multi-operand instructions and a speculative execution model key to high-performance, general-purpose reconfigurable computing. Chimaera also supports multi-output functions and utilizes partial run-time reconfiguration to reduce reconfiguration time. Combined, the system can provide speedups of a factor of two or more for general-purpose computing, and speedups of 160 or more are possible for hand-mapped applications.

[1]  Carl Ebeling,et al.  TRIPTYCH: An FPGA Architecture with Integrated Logic and Routing , 1992 .

[2]  Brad L. Hutchings,et al.  A dynamic instruction set computer , 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[3]  Pramod Viswanath,et al.  A quantitative analysis of processor-programmable logic interface , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[4]  R. W. Taylor,et al.  A self-reconfiguring processor , 1993 .

[5]  Scott Hauck,et al.  High-performance carry chains for FPGAs , 1998, FPGA '98.

[6]  Frank Vahid,et al.  Using on-chip configurable logic to reduce embedded system software energy , 2002, Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[7]  R. W. Taylor,et al.  A self-reconfigurable processor , 1993, [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines.

[8]  Scott Hauck,et al.  Mapping Methods for the Chimaera Reconfigurable Functional Unit , 1997 .

[9]  Arun K. Somani,et al.  A reconfigurable multi-function computing cache architecture , 2000, FPGA '00.

[10]  Peter Y. K. Cheung,et al.  Area and time limitations of FPGA-based virtual hardware , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[11]  Paul Chow,et al.  The effect of reconfigurable units in superscalar processors , 2001, FPGA.

[12]  André DeHon,et al.  DPGA-coupled microprocessors: commodity ICs for the early 21st Century , 1994, Proceedings of IEEE Workshop on FPGA's for Custom Computing Machines.

[13]  Bernard P. Zajac.  Applied cryptography: Protocols, algorithms, and source code in C , 1994 .

[14]  Miodrag Potkonjak,et al.  MediaBench: a tool for evaluating and synthesizing multimedia and communications systems , 1997, Proceedings of 30th Annual International Symposium on Microarchitecture.

[15]  Carl Ebeling,et al.  The Triptych FPGA architecture , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[16]  Rahul Razdan,et al.  PRISC: programmable reduced instruction set computers , 1994 .

[17]  Master Gardener,et al.  Mathematical games: the fantastic combinations of john conway's new solitaire game "life , 1970 .

[18]  Michael D. Smith,et al.  A high-performance microarchitecture with hardware-programmable functional units , 1994, Proceedings of MICRO-27. The 27th Annual IEEE/ACM International Symposium on Microarchitecture.

[19]  Zhiyuan Li,et al.  Configuration management techniques for reconfigurable computing , 2002 .

[20]  Peter Y. K. Cheung,et al.  On the viability of FPGA-based integrated coprocessors , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[21]  Ralph Wittig,et al.  OneChip: an FPGA processor with reconfigurable logic , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[22]  Carl Ebeling,et al.  Placement and routing tools for the Triptych FPGA , 1995, IEEE Trans. Very Large Scale Integr. Syst..