Buffer Pocketing and Pre-Checking on Buffer Utilization
暂无分享,去创建一个
[1] Doug Burger,et al. Implementation and Evaluation of On-Chip Network Architectures , 2006, 2006 International Conference on Computer Design.
[2] Li-Shiuan Peh,et al. Leakage power modeling and optimization in interconnection networks , 2003, ISLPED '03.
[3] Lei Gao,et al. A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers , 2008, 2008 45th ACM/IEEE Design Automation Conference.
[4] Wei Hwang,et al. 2-level FIFO architecture design for switch fabrics in network-on-chip , 2006, 2006 IEEE International Symposium on Circuits and Systems.
[5] Timothy Mattson,et al. A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[6] Jin Liu,et al. A DAMQ shared buffer scheme for network-on-chip , 2007 .
[7] Masanori Hashimoto,et al. Statistical analysis of clock skew variation in H-tree structure , 2005, Sixth international symposium on quality electronic design (isqed'05).
[8] Sriram R. Vangal,et al. A 5-GHz Mesh Interconnect for a Teraflops Processor , 2007, IEEE Micro.
[9] Masanori Hashimoto,et al. Statistical Analysis of Clock Skew Variation in H-Tree Structure , 2005, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..
[10] Stephen W. Keckler,et al. Regional congestion awareness for load balance in networks-on-chip , 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture.