SI and EMI analysis of analog circuit board combination of PEEC and MOR

A method for analyzing SI and EMI of an analog circuit board considering the effect of analog patterns has been proposed. This method uses the combination of PEEC (partial element equivalent circuit) and MOR (model order reduction). Major contributors to signal, power and EMI noise in high power supply circuits are the parasitics of arbitrary shape conductor patterns between discrete components such as power MOS transistors and passive components. The conductor patterns are modeled as meshed RLGC network circuits, and then compressed into a compact circuit model. Voltage and current waveforms in the time domain and EMI in the frequency domain are simulated by using the obtained macro model and nonlinear devices.

[1]  N. Matsui,et al.  SPICE based analysis of radiation from PCBs and related structures , 1997, IEEE 1997, EMC, Austin Style. IEEE 1997 International Symposium on Electromagnetic Compatibility. Symposium Record (Cat. No.97CH36113).

[2]  A. Ruehli.  Equivalent Circuit Models for Three-Dimensional Multiconductor Systems , 1974 .

[3]  R. Raghuram,et al.  Automatic generation of Spice macromodels from n-port parameters , 1994, Proceedings of 1994 37th Midwest Symposium on Circuits and Systems.

[4]  Lawrence T. Pileggi,et al.  PRIMA: passive reduced-order interconnect macromodeling algorithm , 1997, ICCAD 1997.

[5]  Neven Orhanovic,et al.  Full Chip Signal and Power Integrity with Silicon Substrate Effect , 2004 .

[6]  N. Matsui,et al.  Return path analyzer based on PEEC and sectioning methods , 2001, 2001 IEEE EMC International Symposium. Symposium Record. International Symposium on Electromagnetic Compatibility (Cat. No.01CH37161).