A Hardware-Efficient Scalable Spike Sorting Neural Signal Processor Module for Implantable High-Channel-Count Brain Machine Interfaces

Next-generation brain machine interfaces demand a high-channel-count neural recording system to wirelessly monitor activities of thousands of neurons. A hardware efficient neural signal processor (NSP) is greatly desirable to ease the data bandwidth bottleneck for a fully implantable wireless neural recording system. This paper demonstrates a complete multichannel spike sorting NSP module that incorporates all of the necessary spike detector, feature extractor, and spike classifier blocks. To meet high-channel-count and implantability demands, each block was designed to be highly hardware efficient and scalable while sharing resources efficiently among multiple channels. To process multiple channels in parallel, scalability analysis was performed, and the utilization of each block was optimized according to its input data statistics and the power, area and/or speed of each block. Based on this analysis, a prototype 32-channel spike sorting NSP scalable module was designed and tested on an FPGA using synthesized datasets over a wide range of signal to noise ratios. The design was mapped to 130 nm CMOS to achieve 0.75 μW power and 0.023 mm2 area consumptions per channel based on post synthesis simulation results, which permits scalability of digital processing to 690 channels on a 4×4 mm2 electrode array.

[1]  D R Humphrey,et al.  Predicting Measures of Motor Performance from Multiple Cortical Spike Trains , 1970, Science.

[2]  A. P. Georgopoulos,et al.  Neuronal population coding of movement direction. , 1986, Science.

[3]  Craig T. Nordhausen,et al.  Single unit recording capabilities of a 100 microelectrode array , 1996, Brain Research.

[4]  Robert Tibshirani,et al.  Estimating the number of clusters in a data set via the gap statistic , 2000 .

[5]  R. Quian Quiroga,et al.  Unsupervised Spike Detection and Sorting with Wavelets and Superparamagnetic Clustering , 2004, Neural Computation.

[6]  Ueli Rutishauser,et al.  Online detection and sorting of extracellularly recorded action potentials in human medial temporal lobe recordings, in vivo , 2006, Journal of Neuroscience Methods.

[7]  V. Gilja,et al.  Neural Recording Stability of Chronic Electrode Arrays in Freely Behaving Primates , 2006, 2006 International Conference of the IEEE Engineering in Medicine and Biology Society.

[8]  R. Normann,et al.  Thermal Impact of an Active 3-D Microelectrode Array Implanted in the Brain , 2007, IEEE Transactions on Neural Systems and Rehabilitation Engineering.

[9]  Tung-Chien Chen,et al.  VLSI architecture of leading eigenvector generation for on-chip principal component analysis spike sorting system. , 2008, Conference proceedings : ... Annual International Conference of the IEEE Engineering in Medicine and Biology Society. IEEE Engineering in Medicine and Biology Society. Annual Conference.

[10]  Mohamad Sawan,et al.  A Mixed-Signal Multichip Neural Recording Interface With Bandwidth Reduction , 2009, IEEE Transactions on Biomedical Circuits and Systems.

[11]  G. Buzsáki,et al.  Theta Oscillations Provide Temporal Windows for Local Circuit Computation in the Entorhinal-Hippocampal Loop , 2009, Neuron.

[12]  Miguel A. L. Nicolelis,et al.  Principles of neural ensemble physiology underlying the operation of brain–machine interfaces , 2009, Nature Reviews Neuroscience.

[13]  M. Sawan,et al.  An Ultra Low-Power CMOS Automatic Action Potential Detector , 2009, IEEE Transactions on Neural Systems and Rehabilitation Engineering.

[14]  W. Liu,et al.  A 128-Channel 6 mW Wireless Neural Recording IC With Spike Feature Extraction and UWB Transmitter , 2009, IEEE Transactions on Neural Systems and Rehabilitation Engineering.

[15]  Liang-Gee Chen,et al.  On-chip principal component analysis with a mean pre-estimation method for spike sorting , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[16]  Ming Yin,et al.  Listening to Brain Microcircuits for Interfacing With External World—Progress in Wireless Implantable Microelectronic Neuroengineering Devices , 2010, Proceedings of the IEEE.

[17]  Vaibhav Karkare,et al.  A 130-$\mu$ W, 64-Channel Neural Spike-Sorting DSP Chip , 2011, IEEE Journal of Solid-State Circuits.

[18]  Krishna V. Shenoy,et al.  Challenges and Opportunities for Next-Generation Intracortically Based Neural Prostheses , 2011, IEEE Transactions on Biomedical Engineering.

[19]  Nicolas Y. Masse,et al.  Reach and grasp by people with tetraplegia using a neurally controlled robotic arm , 2012, Nature.

[20]  Rodrigo Quian Quiroga,et al.  How many neurons can we see with current spike sorting algorithms? , 2012, Journal of Neuroscience Methods.

[21]  A. M. Kamboh,et al.  Computationally Efficient Neural Feature Extraction for Spike Sorting in Implantable High-Density Recording Systems , 2013, IEEE Transactions on Neural Systems and Rehabilitation Engineering.

[22]  A. Schwartz,et al.  High-performance neuroprosthetic control by an individual with tetraplegia , 2013, The Lancet.

[23]  Vaibhav Karkare,et al.  A 75-µW, 16-Channel Neural Spike-Sorting Processor With Unsupervised Clustering , 2011, IEEE Journal of Solid-State Circuits.

[24]  Timothy G. Constandinou,et al.  Feature extraction using first and second derivative extrema (FSDE) for real-time and hardware-efficient spike sorting , 2013, Journal of Neuroscience Methods.

[25]  Andreas Demosthenous,et al.  Feature Extraction Using Extrema Sampling of Discrete Derivatives for Spike Sorting in Implantable Upper-Limb Neural Prostheses , 2014, IEEE Transactions on Neural Systems and Rehabilitation Engineering.

[26]  Mohamad Sawan,et al.  A DSP for Sensing the Bladder Volume Through Afferent Neural Pathways , 2014, IEEE Transactions on Biomedical Circuits and Systems.

[27]  Saeid Nahavandi,et al.  Spike sorting using locality preserving projection with gap statistics and landmark-based spectral clustering , 2014, Journal of Neuroscience Methods.

[28]  Andrew J. Mason,et al.  Power-area efficient VLSI implementation of decision tree based spike classification for neural recording implants , 2014, 2014 IEEE Biomedical Circuits and Systems Conference (BioCAS) Proceedings.

[29]  Awais M. Kamboh,et al.  Adaptive Threshold Neural Spike Detector Using Stationary Wavelet Transform in CMOS , 2015, IEEE Transactions on Neural Systems and Rehabilitation Engineering.

[30]  M L Boninger,et al.  Ten-dimensional anthropomorphic arm control in a human brain−machine interface: difficulties, solutions, and limitations , 2015, Journal of neural engineering.

[31]  Arindam Basu,et al.  A 0.7 V, 40 nW Compact, Current-Mode Neural Spike Detector in 65 nm CMOS , 2016, IEEE Transactions on Biomedical Circuits and Systems.

[32]  Yves De Koninck,et al.  A Wireless Headstage for Combined Optogenetics and Multichannel Electrophysiological Recording , 2017, IEEE Transactions on Biomedical Circuits and Systems.

[33]  Andrew J. Mason,et al.  Hardware Efficient Automatic Thresholding for NEO-Based Neural Spike Detection , 2017, IEEE Transactions on Biomedical Engineering.

[34]  Andrew J. Mason,et al.  Frequency Band Separability Feature Extraction Method With Weighted Haar Wavelet Implementation for Implantable Spike Sorting , 2017, IEEE Transactions on Neural Systems and Rehabilitation Engineering.