HEX: Scaling honeycombs is easier than scaling clock trees

Abstract We argue that a hexagonal grid with simple intermediate nodes is a robust alternative to buffered clock trees typically used for clock distribution in VLSI circuits, multi-core processors, and other applications that require accurate synchronization: Our HEX grid is Byzantine fault-tolerant, self-stabilizing, and seamlessly integrates with multiple synchronized clock sources, as used in multi-synchronous Globally Synchronous Locally Asynchronous (GALS) architectures. Moreover, HEX guarantees a small clock skew between neighbors even for wire delays that are only moderately balanced. We provide both a theoretical analysis of the worst-case skew and simulation results that demonstrate a very small average skew.

[1]  Cecilia Metra,et al.  Implications of clock distribution faults and issues with screening them during manufacturing testing , 2004, IEEE Transactions on Computers.

[2]  Christoph Lenzen,et al.  Byzantine Self-Stabilizing Clock Distribution with HEX: Implementation, Simulation, Clock Multiplication , 2013 .

[3]  Gérard Scorletti,et al.  A clock network of distributed ADPLLs using an asymmetric comparison strategy , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[4]  Andreas Steininger,et al.  VLSI Implementation of a Distributed Algorithm for Fault-Tolerant Clock Generation , 2011, J. Electr. Comput. Eng..

[5]  Leonard R. Marino,et al.  General theory of metastable operation , 1981, IEEE Transactions on Computers.

[6]  Dongjin Lee,et al.  Low-power clock trees for CPUs , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[7]  Matthias Függer,et al.  HEX: scaling honeycombs is easier than scaling clock trees , 2013, J. Comput. Syst. Sci..

[8]  A.P. Chandrakasan,et al.  Active GHz clock network using distributed PLLs , 2000, IEEE Journal of Solid-State Circuits.

[9]  Teresa H. Meng,et al.  Supply noise and CMOS synchronization errors , 1995 .

[10]  Matthias Függer,et al.  How to Speed-Up Fault-Tolerant Clock Generation in VLSI Systems-on-Chip via Pipelining , 2009, 2010 European Dependable Computing Conference.

[11]  Matthias Függer,et al.  Reconciling fault-tolerant distributed computing and systems-on-chip , 2011, Distributed Computing.

[12]  Rupesh S. Shelar.  Routing With Constraints for Post-Grid Clock Distribution in Microprocessors , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Luciano Lavagno,et al.  Logic Synthesis for Asynchronous Controllers and Interfaces , 2002 .

[14]  C. Dike,et al.  Miller and noise effects in a synchronizing flip-flop , 1999 .

[15]  Dongjin Lee,et al.  Multilevel tree fusion for robust clock networks , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[16]  David G. Messerschmitt,et al.  Synchronization in Digital System Design , 1990, IEEE J. Sel. Areas Commun..

[17]  Rajeev Murgai,et al.  Analyzing Timing Uncertainty in Mesh-based Clock Architectures , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[18]  Rajeev Murgai,et al.  Clock distribution architectures: a comparative study , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[19]  Edsger W. Dijkstra,et al.  Self-stabilizing systems in spite of distributed control , 1974, CACM.

[20]  M. Swaminathan,et al.  A multi-PLL clock distribution architecture for gigascale integration , 2001, Proceedings IEEE Computer Society Workshop on VLSI 2001. Emerging Technologies for VLSI Systems.

[21]  Guy Lemieux,et al.  A Survey and Taxonomy of GALS Design Styles , 2007, IEEE Design & Test of Computers.

[22]  D. J. Kinniment.  Synchronization and Arbitration in Digital Systems , 2008 .

[23]  Christoph Lenzen,et al.  Fault-tolerant algorithms for tick-generation in asynchronous logic , 2011, SSS.

[24]  Simon W. Moore,et al.  Self-timed circuitry for global clocking , 2005, 11th IEEE International Symposium on Asynchronous Circuits and Systems.

[25]  Christoph Lenzen,et al.  Tight bounds for clock synchronization , 2010, JACM.

[26]  Andreas Steininger,et al.  Rigorously modeling self-stabilizing fault-tolerant circuits: An ultra-robust clocking scheme for systems-on-chip☆ , 2014, J. Comput. Syst. Sci..

[27]  Mónico Linares Aranda,et al.  Interconnected rings and oscillators as gigahertz clock distribution nets , 2003, GLSVLSI '03.

[28]  Thomas Polzer,et al.  A Metastability-Free Multi-synchronous Communication Scheme for SoCs , 2009, SSS.

[29]  Ran Ginosar,et al.  Timing measurements of synchronization circuits , 2003, Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings..

[30]  David J. Kinniment,et al.  Synchronization circuit performance , 2002 .

[31]  Eby G. Friedman,et al.  Clock distribution networks in synchronous digital integrated circuits , 2001, Proc. IEEE.

[32]  Jennifer L. Welch,et al.  Closed form bounds for clock synchronization under simple uncertainty assumptions , 2001, Inf. Process. Lett..

[33]  K.A. Jenkins,et al.  A clock distribution network for microprocessors , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).