Polymorphic processor array for constant time image compression and decompression

The authors describe two new digital image compression algorithms able to compress and decompress images in constant time on the polymorphic processor array, a realistic massively parallel architecture based on reconfigurable mesh interconnection network. The algorithms use the broadcasting capabilities of the polymorphic processor array to divide an image into clusters and to code such clusters in a way similar to the run-length coding.

[1]  Massimo Maresca,et al.  Polymorphic-Torus Network , 1989, IEEE Trans. Computers.

[2]  Massimo Maresca,et al.  Polymorphic Processor Arrays , 1993, IEEE Trans. Parallel Distributed Syst..

[3]  Russ Miller,et al.  Meshes with reconfigurable buses , 1988 .

[4]  Gen-Huey Chen,et al.  Constant Time Algorithms for the Transitive Closure and Some Related Graph Problems on Processor Arrays with Reconfigurable Bus Systems , 1990, IEEE Trans. Parallel Distributed Syst..

[5]  Hungwen Li,et al.  Connection Autonomy in SIMD Computers: A VLSI Implementation , 1989, J. Parallel Distributed Comput..