No Clean Flux technology for large die flip chip packages
暂无分享,去创建一个
Yasumitsu Orii | Akihiro Horibe | Keishi Okamoto | Yukio Shirai | Kang-Wook Lee | Hiroyuki Mori | Yuki Nishizako | Osamu Suzuki
[1] Nicolas Boyer,et al. Underfill delamination to chip sidewall in advanced flip chip packages , 2009, 2009 59th Electronic Components and Technology Conference.
[2] Michael A. Gaynes,et al. Effects of mechanical stress and moisture on packaging interfaces , 2005, IBM J. Res. Dev..
[3] Yasumitsu Orii,et al. Ultrafine-pitch C2 flip chip interconnections with solder-capped Cu pillar bumps , 2009, 2009 59th Electronic Components and Technology Conference.
[4] M.H. Azarian,et al. Reliability of Printed Circuit Boards Processed Using No-Clean Flux Technology in Temperature–Humidity–Bias Conditions , 2008, IEEE Transactions on Device and Materials Reliability.
[5] N. Amin,et al. The effect of clean and no-clean flux in enhancing the wettability of eutectic solder bump flip chip PBGA , 2008, 2008 IEEE International Conference on Semiconductor Electronics.
[6] Xusheng Li,et al. Study on wettability and corrosivity of a new no-clean flux for lead-free solder paste in electronic packaging technology , 2011, 2011 Second International Conference on Mechanic Automation and Control Engineering.